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Lithography is a key enabler accounting for a third of IC manufacturing
costs. Critical dimension (CD) is the most important variable in the lithog-
raphy sequence aecting the speed of the circuit. Current approaches to
CD control are primarily based on a run-to-run strategy due to a lack of in-
situ sensors and control authority. In this thesis, we proposed an approach
to conduct real-time CD monitoring and control. It is well-known that
temperature has a direct eect on CD. First, a multi-zone programmable
thermal processing system is developed, which is able to control the wafer
temperature uniformity during the entire thermal cycle. Next, an in-situ
ellipsometry system is established and integrated into the thermal process
to measure the CD prole in real-time. Compared with the state of art in
current semiconductor manufacturing based on a run-to-run strategy, the
proposed real-time control system is capable to monitor and control the
CD across wafer in real-time. Experimental results demonstrate that the
real-time control system improves the across wafer CD uniformity more
than 60% versus a run-to-run approach.
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The continuing down-scaling of the transistor printed on the silicon wafer
has been driven principally by the demand for the faster and larger scale
integrated circuit (IC). According to the Moore's Law, the number of tran-
sistors that can be placed inexpensively on an IC increases exponentially,
and it approximately doubles for every two years [1]. This law has con-
tinued for almost half a century until now and is not expected to stop for
another decade at least. The trend can be clearly observed from Figure 1.1
[2].
Lithography is the most critical step for IC fabrication. It aims to
transfer the pattern from the inscribed mask to the respective layer on
wafer with stringent requirements for photoresist parameters and overlay
control. Lithography accounts for a third of the total manufacturing costs
[3]. It also acts like a technical ceiling for chip size further reduction es-
1
Figure 1.1: Transistor density and minimum feature [2]
pecially when the technology advances to nanometer scale. This motivates
researchers to do a lot of works in lithography process control for cost
reduction and technology advancement. A typical lithography process is
stated in Figure 1.2. The lithography sequence starts with a priming step
to promote adhesion of the polymer photoresist material to the substrate
by hexamethyl disilazane (HMDS) baking. After that, the photoresist is
spun coated on the wafer substrate by using centrifugation force. Soft-bake
is then conducted to evaporate the residual solvent and relax the stress of
lm generated by coating. Thereafter, the wafer is sent for radiation expo-
sure through a patterned mask to create the latent image in the resist lm.
Once the exposure is completed, post-exposure bake (PEB) is performed to
reveal those patterns latently existed in the photosensitive layer through a
series of catalytic reactions. For the positive photoresist, the bake enables
the thermal activation of deprotection reaction which eliminates the disso-
2
lution inhibitor presented along the resist polymeric chain for the exposed
area. After that, the lithography process comes to the last step, i.e. the
development step. The exposed region becomes soluble in the developer
solution and can be easily stripped away, revealing the three-dimensional
resist pattern or develop inspect critical dimension (DICD).
Figure 1.2: Microlithography sequence
Critical dimension (CD) is the most important variable in lithogra-
phy, dening the speed of the microprocessor. It describes the minimum
half pitch resolvable for a diraction limited optical projection system and
mainly depends on the photoresist properties, equipment design, mask pat-
tern adjustment, and process control. CD is considered so central to inte-
grated circuit fabrication that industry calls each generation of the process
after a dimension. The fact shows that the performance of an IC is highly
3
assessed by the CD of the patterned feature on the photoresist layer. Some
key performance indexes (KPI) such as gate delay and drive current are
even inversely proportional to the gate length which is determined by CD.
It is estimated that 1 nm CD variation in channel is equivalent to 1 MHz
chip-speed variation and thus worth about $ 7.50 in the chip's unit selling
price [4]. Therefore, it is of great importance for precise monitoring and
control of CD during the lithography process.
Steele et al. [5] attributed CD variations to all the process steps through
lithography, which is shown in Figure 1.3. Assuming the signicant vari-
ables in CD variance are independent. The combined contribution can be
stated as






where CDV artotal is the total CD variation caused by the whole process,
CDV arcoat, CDV ardevelop, CDV arbake, and CDV arexpose are the CD vari-
ations caused by spin coating, development, bake, and exposure steps, re-
spectively.
The down-scaling of the transistor size for the next decade is summa-
rized in Table 1.1 by International Technology Roadmap for Semiconduc-
tors (ITRS) [2]. It shows approximate 30% CD linewidth reduction for
every two to three years. The performance of the IC chip is directly re-
lated to the result of CD. As the CD linewidth continues to shrink, its
variation tolerance also reduces, resulting in the tighter uniformity speci-
cations to maintain the satised chip performance. To meet such stringent
4
Figure 1.3: Source of CD variation [5]
specications for CD, advanced control technologies are highly demanded
for the lithography process. Especially when the channel length of a tran-
sistor shrinks to sub-100 nm, an adequate and econ-friendly lithography
process technology becomes an increasingly challenging task.
Table 1.1: Lithography technology requirements for the next decade
Year of Production 2012 2013 2014 2015 2016 2017 2018
DRAM 1/2 pitch (nm) 32 28 25 23 20 18 16
CD control (3 sigma) (nm) 3.3 2.9 2.6 2.3 2.1 1.9 1.7
In the literature, thermal processing system is commonly used for pho-
toresist processing in the lithography, and it is usually applied at the PEB
step. Investigations in [6] showed that the variation in gate CD for the
PEB process generally ranged from 3 to 7 nm/C. Conventional baking
is the mainstream for current semiconductor manufacturing, which a hot-
plate of large thermal mass is maintained at a constant temperature by a
5
feedback controller [7]. Because of the large thermal mass and sluggish dy-
namics, conventional baking system demonstrates great robustness to the
temperature uctuations and loading eects. However, these characteris-
tics make conventional baking system mist for the process control with
tight tolerance. Moreover, conventional hotplate design also has hardware
constraints for across wafer temperature control which is a source of across
wafer process variation. Some novel programmable thermal processing sys-
tems have been developed in the last decade to address these issues. Tay
et al. modelled and built a multi-zone thermal processing system in [8] and
further extended in [9] which greatly enhanced the across wafer tempera-
ture uniformity at both transient and steady states by performing in-situ
real-time power input control. In [10], the authors proposed a real-time
photoresist extinction coecient uniformity control algorithm with an ar-
ray of spectrometers positioned above the bake-plate for in-situ parameters
measurement. Subsequently, an in-situ real-time photoresist thickness and
extinction coecient control scheme was demonstrated in [11]. Similar
research results were presented in [12] for the analysis of die-to-die CD uni-
formities. Dierently, T. Tomita [13] also reported a CD uniformity (CDU)
improvement technology with wafer warpage control oven for high volume
manufacturing. The utilization of these novel designed thermal bake-plates
allows more exibility for thermal control in the lithography process.
Besides thermal bake-plate, researchers have also paid considerable at-
tentions to the development of metrology tools. Scanning electron micro-
scope (SEM) and atomic force microscopy (AFM) are the main CD metrol-
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ogy tools in the current semiconductor manufacturing. However, both of
them can only measure the CD after the lithography process is completed.
If the CD measurements are out of the limits and the rework is not al-
lowed, the wafers have to be scrapped. It may waste thousands of dollars.
Moreover, the recipe of the lithography process has also been updated on
the basis of the current CD measurement. It may not be suitable for the
next batch of wafers which may have dierent incoming conditions. To
tackle these approach obstacles, the concept of the real-time photoresist
properties monitoring and control through the lithography process is in-
troduced and developed by researchers. An exploration of the real-time
control system is presented in this thesis.
1.2 Review of Process Control for Lithogra-
phy
Automated process control in semiconductor manufacturing grows increas-
ingly due to the economic impact of eciency and reproducibility. In lithog-
raphy, automated inspection techniques such as ellipsometry allow operator
to easily monitor the process and identify the equipment malfunction when
the fault occurs. However, process engineer also expects an intelligent sys-
tem which can recover the fault eciently more than just inspection. Over
the last decade, the desire for better automated process control has en-
gendered a series of technology breakthroughs in advanced process control.
This section will review some of them.
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1.2.1 Statistical process control
In manufacturing, the quality of a product is traditionally guaranteed by
the post-manufacturing inspection. Each product may be accepted or re-
jected according to how well it meets the designed specications. Variation
is present in every process and can be categorized as either a common
cause or an assignable cause. Process result exhibits that natural or com-
mon cause variation may form a bell-curve distribution. For these types of
processes, a quality control method statistical process control (SPC) is pro-
posed to ensure the production line running at full potential with minimum
waste. The basic concept in SPC is the control chart which has an upper
limit and a lower limit based on the acceptable process variation. The con-
trol chart is used to compare the measured data with a known distribution
of data from an in-control process. For all the measured data within the
limits, the products are characterized as qualied products. By using the
most popular 3-sigma method in manufacturing industry, the condence on
quality is up to 95%. An assignable cause exists when a process is diagnosed
as being out of the statistical control. The system can be brought back to
the original benchmark once this assignable cause is eliminated. SPC can
be applied to any process with the following characteristics: rstly, the
output of process can be measured; secondly, the strength of each variation
source can be determined numerically and further amenable to correction.
SPC has been heavily applied in the semiconductor manufacturing. Unfor-
tunately, SPC technique fails to provide the ideal process control. Although
the out-of-control points may trigger the fault alarm, the equipment still
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needs to be shut down for diagnosis and correction manually. Moreover,
dierent products may be processed in a given tool, resulting in dierent
process specications or even baseline drift. For these circumstances, SPC
technique is too coarse to perform corrective action, and advance control
technologies are in need to address this shortcoming.
1.2.2 Run-to-run control
Run-to-run (R2R) control performs process parameter tuning based on the
feedback or feedforward models between successive iterations of a given
process. A reference is initially built, and the measurements are compared
with the reference. Based on the dierence, tunings on process parame-
ters are conducted appropriately by using some algorithms. This control
methodology keeps working through the lithography process so as to en-
sure the repeatability of the nal CD result. Specically, both feedback and
feedforward models can be applied under the framework of R2R control.
For feedback model, when CD linewidth is controlled by the PEB tempera-
ture, the drift of CD indicated by several consecutive runs can be feedback
by the metrology sensor to the controller. Recipe tuning is then conducted
on the PEB bake-plate before next wafer comes in. On the other hand,
feedforward model can also be adopted for R2R control. In a feedforward
situation, the properties of incoming wafer are used to tune the subsequent
step parameter settings. For example, if the photoresist thickness suddenly
drifts after soft bake, the PEB temperature may need to adjust properly to
compensate this unexpected drift. R2R control may ensure a smooth man-
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ufacturing operation and guarantee the product reproducibility. However,
its drawback is also very obvious that all the measurements are conducted
after the process is completed and no real-time correction is performed
on the measured sample. The incoming wafers usually have dierent con-
ditions. There is no guarantee that the tuning based on the measured
sample is ideal for the next incoming wafers. To solve this problem, the
in-situ real-time control technologies are necessary.
1.2.3 Real-time control
The essence of real-time control is to integrate the metrology sensor to-
gether with the process chamber. The sensor performs in-situ measure-
ment and allows the actuator to react immediately based on the control
algorithms. In lithography process, applying real-time temperature control
at certain thermal baking steps such as soft bake or PEB can eciently
improve the CD uniformity. However, lithography actually consists of a
series of process modules, and most of the real-time control methods are
only employed within a single module. To make the system more robust
and intelligent, it is necessary to have a framework to relate the successive
modules throughout the lithography process. This framework also allows
the operator to easily identify the fault and exclude the variation source
from the previous steps.
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1.3 Contribution
The most challenging parts for real-time control are the equipment design
and implementation. This thesis proposes an approach to conduct real-
time CD monitoring and control. It is well-known that temperature has
a direct eect on CD. First, a multi-zone programmable thermal process-
ing system is developed, which is able to control the wafer temperature
uniformity during the entire thermal cycle. Next, an in-situ ellipsometry
system is established and integrated into the thermal process to measure
the CD prole in real-time. Experimental results demonstrate that the
real-time control system is able to monitor and control the CD prole in
real-time versus a run-to-run approach with more than 60% improvement.
The summary of contributions is stated as below.
1.3.1 Modelling and real-time control of multi-zone
thermal system
Current photoresist processes in advanced lithography systems are espe-
cially sensitive to temperature. This thesis presents an in-situ real-time
method to control the wafer spatial temperature uniformity during ther-
mal cycling of silicon wafer in the lithography sequence. These thermal
steps are usually conducted by placing the substrate on the bake-plate for
a given period of time. Tay et al. [8] have proposed an approach for con-
trolling wafer temperature uniformity at steady-state. This thesis extends
the approach by considering the dynamic properties of the system. A de-
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tailed physical model of the thermal system is rst developed to describe the
temperature relationship between the bake-plate and wafer. Next, by mon-
itoring the bake-plate temperature and tting the data into the model, the
wafer temperature can be real-time calculated and controlled. This is useful
as production wafer usually does not have temperature sensors embedded
on it. As the thermal baking processes are subject to drifts, disturbances,
and wafer warpage, a real-time correction of the bake-plate temperature
is further established to improve the across wafer temperature uniformity.
Compared with the method presented in [8], our approach performs well
not only at steady-state, but also at the transient state. In particular, the
equipment design includes a programmable dual-zone thermal processing
system together with a model-based feedback controller.
1.3.2 Ellipsometry equipment design and application
Metrology is important for the entire microelectronics fabrication indus-
try. Optical metrology is widely used at the nanometer scale for its non-
destructive and non-invasive characteristics. Optical probes are especially
favored for in-situ real-time monitoring because of their small footprint, fast
response, high accuracy and robustness. This thesis applies the spectro-
scopic ellipsometry technique which can in-situ monitor the process. Ellip-
sometry is an optical technique devoted to the application of surface anal-
ysis, which measures a change in polarization as light reects or transmits
from a material structure [14]. Since the 1960s, as ellipsometry is developed
to provide the sensitivity necessary to measure the nanometer-scale layers
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in microelectronics, interest in ellipsometry has grown steadily [15]. The
advantage of using ellipsometry includes the non-destructive nature, high
sensitivity, and simple implementation. Moreover, it is highly desirable to
commission the ellipsometer as the contactless sensor for in-situ process
monitoring to prevent wafer contamination in the semiconductor manufac-
turing. This thesis applies the spectroscopic ellipsometry at the PEB step
to in-situ monitor the variation of CD latent image prole through ther-
mal processing. Compared with the traditional SEM and AFM metrology
techniques, ellipsometry demonstrates great capability for in-situ thin lm
properties measurement.
1.3.3 Dual-zone spatial CD in-situ real-time control
through the PEB process
Conventional baking is commonly used at the PEB step where the bake-
plate substrate is usually of large thermal mass and maintained at a con-
stant temperature. Empirical experiments show that large across wafer
CD nonuniformity exists at the end of the lithography process, which may
lead to a signicant yield loss. Semiconductor manufacturer can optimize
the process ow to increase the device tolerance and compensate the CD
nonuniformity [16]. However, as the device size keeps shrinking down and
the wafer size keeps increasing up, the tolerance becomes much tighter than
before. A multi-zone system is needed for better across wafer CD unifor-
mity control. In this thesis, a dual-zone programmable thermal bake-plate
is integrated together with a dual-probe spectroscopic ellipsometer. Based
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on this equipment integration, an eective in-situ real-time across wafer CD
monitoring and control system is further developed. Firstly, the reference
signatures regarding to the target DICD proles are built. Secondly, an
electromagnetic wave model based on the rigorous coupled-wave analysis
(RCWA) is developed to relate the CD latent image prole with the el-
lipsometry measurement. At the PEB step, the spectroscopic ellipsometer
performs in-situ photoresist properties measurement. The measured data
can be characterized into CD prole by RCWA model. Thirdly, a real-
time thermal control algorithm is proposed for across wafer CD uniformity
improvement. Through the entire PEB process, the computer keeps com-
paring ellipsometry in-situ measurement with the reference for both wafer
center and edge. Moreover, two decentralized PI controllers real-time ad-
just power inputs to the bake-plate center and edge based on the dierence
between measurement and reference. With the proposed dual-zone real-
time CD monitoring and control system, the temperature prole across the
bake-plate is controlled dynamically. The across wafer CD uniformity has
been improved by more than 60% comparing with the conventional baking.
1.3.4 Feedforward/Feedback control framework for lithog-
raphy process
Literature shows that CD variation attributes to all the steps of lithogra-
phy. Application of in-situ real-time thermal control at the PEB step may
improve the CD result but can not correct the variation source prior to the
PEB step. To obtain an intelligent system which is able to eectively rec-
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tify the CD variation source and correct the recipe oset, this thesis strives
for further improvements in the entire lithography process by building a
feedforward/feedback control framework. The spin coating and PEB steps
are selected as the controlled steps throughout the lithography process. For
feedforward control, the perturbation caused by spin coating recipe oset
is identied by the ellipsometer at the beginning of PEB process and then
xed by real-time thermal baking. When it comes to the feedback control,
based on the in-situ measurement at the PEB step, the recipe of spin coat-
ing step is tuned appropriately before the next wafer comes in. With the
application of such a feedforward/feedback control framework, apart from
conducting real-time thermal control at the PEB step to achieve better CD
results, the recipe oset at the spin coating step can also be corrected.
1.4 Organization of the Thesis
The rest of thesis is organized as follows. Chapter 2 describes the dual-zone
programmable thermal system modelling and control. The spectroscopic
ellipsometry working principle and its applications are presented in Chapter
3. Chapter 4 proposes an in-situ real-time across wafer CD monitoring and
control system. Experiments are conducted with the real-time approach,
demonstrating a signicant CD uniformity improvement. Chapter 5 builds
a feedforward/feedback control framework throughout the lithography pro-
cess. It performs in-situ real-time CD control at the PEB step and further
recties the perturbation at the spin coating step. Finally, conclusions and
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Temperature uniformity control is an important issue in photoresist pro-
cessing with stringent specications and has a signicant impact on the
CD. Variation in CD results in scrap products. The most temperature
sensitive step in the lithography sequence is the PEB step. The variation
in CD for this thermally activated process ranges from 3 to 7 nm/C in
bake temperature [6]. Requirements call for the temperature to be con-
trolled within 0.1 C across the wafer at temperatures between 70 C and
150 C [8], [17]. A number of recent investigations also showed the impor-
tance of proper bake-plate operation, both in steady and transient states,
on CD control [18] - [25]. Two approaches exist in addressing this issue
in industry. The rst approach involves the development of less tempera-
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ture sensitive photoresist. As outlined by the ITRS roadmap [2], there are
currently no known manufacturing solutions and much work is required.
The second approach is the development of algorithms [26], [27] and more
advanced thermal processing systems [28], [29] for temperature and CD
control, which is the approach undertaken in this chapter.
Thermal processing of semiconductor wafers is commonly performed by
placing the substrate on a heated bake-plate for a given period of time.
The heated bake-plate is held at a constant temperature by a feedback
controller that adjusts the heater power in response to a temperature sen-
sor embedded in the bake-plate near the surface. State-of-the-art heating
systems consist of more heating zones. The wafers are usually placed on
proximity pins to minimize contamination. When a wafer at room temper-
ature is placed on the bake-plate, the temperature of bake-plate invariably
drops rst but recovers gradually because of closed-loop control. Dierent
air gap sizes will result in dierent temperature drops in the bake-plate due
to the dierence in the air gap thermal resistance between the wafer and
the bake-plate. A warped wafer will thus result in deviation of the wafer
temperatures from its desired set points across the wafer surface.
Production wafers usually do not have temperature sensors embedded in
them. Commercial bake-plates are usually calibrated based on test wafers
with embedded sensors. However, as the processes are subject to drifts
and disturbances, a xed temperature set point is not able to address the
issues. Any correction is therefore executed based on R2R control tech-
niques, which depend on the sampling frequency of the wafers.
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In [8], it demonstrated that information of the average air gap between
the wafer and the bake-plate can be obtained with the use of system the-
ory tools. The relationship between the wafer and plate temperatures at
steady-state can then be derived from physical modelling of the baking pro-
cess. By monitoring the maximum plate temperature drop, the average air
gap in each heating zone can be estimated, and we are able to calculate the
new bake-plate temperature set point to achieve the desirable steady-state
temperature [8]. One of the major drawbacks of the mentioned approach is
that it does not take into account the dynamic performances of the wafer
temperature, although an improvement of steady-state temperature uni-
formity is obtained from about 1.1 C to less than 0.1 C when compared
to conventional approaches where a simple feedback controller is used to
regulate the plate temperature. The steady-state approach in [8] makes
use of conduction thermal resistance terms which are strictly accurate only
during steady-state. Consequently, that gives rise to signicantly modelling
error during the initial transient phase. It has also been reported that even
though the resultant range of steady-state temperatures was minimized, the
consequent gain in CD uniformity cannot be realized. This is attributed to
the temperature distribution while rising to the PEB temperature [17].
In this chapter, a real-time wafer temperature control method to min-
imize temperature nonuniformity in the baking steps is proposed. The
dynamic performance of the wafer temperature is improved. In contrast,
the presented model adopts the full thermal diusion formalism so that
the thermal behavior during the initial transient period is properly cap-
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tured. The average air gap thicknesses between the bake-plate and wafer
in each of the heating zones, and consequently the wafer temperature can
be extracted in real-time. The experimental result shows the feasibility
of the proposed approach, and signicant improvement is obtained when
compared with conventional method and the steady-state approach [8].
The rest of Chapter 2 is organized as follows. In Section 2.2, the de-
tailed thermal modelling is developed. The experimental results are then
presented in Section 2.3. Finally, the conclusion is given in Section 2.4.
2.2 Thermal Modelling of the System
2.2.1 System modelling
The multi-zone programmable thermal processing system used in this chap-
ter is shown in Figures 2.1 and 2.2. In the baking process, the bake-plate
is heated up by the cartridge heater attached to it. Resistive heating el-
ements and resistance temperature detector (RTD) sensors are embedded
in each of the heater cartridge, which are connected to the main heater
plate via epoxy. The bake-plate consists a total of 64 of these heating ele-
ments in four annular rings. The center ring has 4 elements, the second to
fourth annular rings has 12, 20, and 28 elements, respectively. Depending
on the application, the number of heating zones of the bake-plate can be
easily congured by simple connection of these heating elements. In the
actual experimental work, the system is congured as a dual-zone system.
The inner zone consists of 16 heating elements, the out zone consists of 48
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heating elements. Each heating zone is congured with its own tempera-
ture sensor and electronics embedded in the cartridge for feedback control.
The fact that zones are spatially disjointed by 1.27 mm air gap ensures
no direct thermal coupling between the zones. Detailed description of the
programmable thermal processing system can be found in the work of Tay
et al [8].
Figure 2.1: Schematic diagram of the thermal processing system
Figure 2.2: Photo of the thermal processing system
Thermal energy transport mechanisms are usually classied as conduc-
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tion, convection, and radiation. The second law of thermodynamics states
that heat ows whenever there is a temperature gradient. For our thermal
system, radiation heat transfer has limited application and can be ignored.
Conduction and convection are the main mechanisms for thermal energy
exchange. Energy balances on the elements in the system can be carried
out to obtain a thermal model as follows:














































where T is the temperature above the ambient, C is the thermal capaci-
tance, qin,qout,qtop and qbottom are the heat ows into the element from inner
zone, outer zone, top surface, and bottom surface, respectively, qinput is the
heater power and the subscripts w, ag, p, c, and h represent the wafer, the
air gap, the bake-plate, the cartridge, and the heater, respectively. Detailed
description of each of the terms are presented in the Appendix.
In the system, the wafer and the bake-plate can be discretized into
several zones to simulate their temperature response. For each discrete















where k is the thermal conductivity, Aside is the contact area between the
adjacent elements, and ri is the distance between the elements i and i+ 1.
For the edge element, the side surface is exposed to the ambient, so
there is
qoutn = hlm  Asidelm ( Ta); (2.8)
where the subscript lm represents the dierent layers in the system, which
are namely the wafer, the bake-plate, the cartridge and the heater. Variable
Ta is the edge element temperature above the ambient. Variable h is the





where L0 is the characteristic length, Nu is the Nusselt number, and there
is [30]




where Ra is the Rayleigh number, Pr is the Prandtl number, and there are
Ra =
g  0  (T1   T2)  d3
  0 ; (2.11)
Pr = =0; (2.12)
where g is the acceleration of gravity, 0 is the volume thermal expansion
coecient of uid, T1 and T2 are the temperatures of two adjacent layers,
d is the depth of uid layer,  is the kinematic viscosity, and 0 is the
thermal diusivity of uid.
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The wafer top surface is exposed to the surroundings and so there is
qtopn = h
top  Atopw ( Tw); (2.13)
where Atopw is the area of the wafer top exposed to the ambient. The con-
vection coecient htop can be calculated from the following [30]:
htop = 0:54(Ra)1=4: (2.14)
The air gap between the wafer and bake-plate is about 100 to 300 m.
The main mode of heat transfer between two materials separated by air
depends on both the air gap and the temperature dierence between the two
materials [31]. When this air gap is below 5.8 mm, and their temperature
dierence is considerably smaller than 200 C, the heat transfer mechanism





where z is the thickness. The eect of radiative heat transfer is negligible
at the temperature range that we are interested [7].
Since the governing thermal transport between the elements in the sys-







where the subscripts a and b represent the two vertical adjacent layers.
At the bottom layer of the system, the heater is exposed to the ambient,
and there is
qbottomn = hbottom  Abottomh  ( Th); (2.17)
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Table 2.1: Physical parameters of the thermal processing system
Property Value
Wafer (Silicon) Density,  2330 kg m 3
Specic heat capacity, cv 750 J K
 1 kg 1
Thermal conductivity, k 99 W m 1 K 1
Convection coecient, h 3.3824 W m 2 K 1
Thickness, z 0.700 mm
Air Density,  1.1 kg m 3
Specic heat capacity, cv 1000 J K
 1 kg 1
Thermal conductivity, k 0.03 W m 1 K 1
Bake-plate (Aluminum) Density,  2700 kg m 3
Specic heat capacity, cv 917 J K
 1 kg 1
Thermal conductivity, k 250 W m 1 K 1
Convection coecient, h 7.271 W m 2 K 1
Thickness, z 6.8 mm
Epoxy Thermal conductivity, k 0.35 W m 1 K 1
Thickness, z 0.02 mm
Cartridge (Aluminum) Density,  2700 kg m 3
Specic heat capacity, cv 917 J K
 1 kg 1
Thermal conductivity, k 250 W m 1 K 1
Convection coecient, h 4.86 W m 2 K 1
Thickness, z 4.4 mm
Heater (Aluminum) Density,  2700 kg m 3
Specic heat capacity, cv 917 J K
 1 kg 1
Thermal conductivity, k 250 W m 1 K 1
Convection coecient, h 2.7828 W m 2 K 1
Thickness, z 5.4 mm
where Abottomh is the area of the bottom of the heater exposed to the ambient.





Most thermophysical properties are temperature dependent. However,
for the temperature range of interest from 15 to 150 C, it is reasonable to
assume that they remain fairly constant and can be obtained from hand-
books [32] as tabulated in Table 2.1.
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2.2.2 Model verication
The modelling equations are expressed in state-space form in the Appendix.
To assess the quality of the proposed system model, we perform conven-
tional baking process experiment and compare the simulation with the
experimental results. In this work, the system dynamics for a dual-zone
system are simulated. The objective is to demonstrate that the proposed
model succeeds in predicting the experimental wafer temperatures using
the bake-plate temperature and the input signal without resorting to the
use of any tting parameter and is therefore useful for scaling up.
In the experiment, a at wafer at room temperature is dropped on the
baking system with a proximity pin height, lp, of 140 m. This causes the
bake-plate temperature to drop at rst but recovers gradually because of
closed-loop control. Two proportional-integral (PI) controllers are used to
control the temperature of the two zones of the bake-plate. The dynamic
equation of the PI controller is




where u(t) is the PI controller output at time t, e(t) is the dierence between
the measured temperature and the reference temperature at time t, Kp is
the proportional gain, and Ki is the integral gain. As the standard PI
controller is implemented in LabVIEW, the dynamic equation for the PI
controller is actually
u[k] = u[k   1] + (Kp +Ki  Ts)  e[k] Kp  e[k   1]; (2.20)
where u[k] is the current power input, u[k  1] is the previous power input,
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Ts is the sampling time, e[k] is the current dierence between the bake-
plate temperature measurement and set point, and e[k  1] is the previous
dierence between the bake-plate temperature measurement and set point.
The Ziegler-Nichols Reaction Curve Tuning Method is used for the PI con-
troller tuning. This method is based on the open loop step response of
the system. The selection of sampling time is discussed in Section 2.3. In
the experiment, the sampling time is set to be 0.5 sec. The open loop step
responses of the bake-plate center and edge are plotted in Figure 2.3. From
the gures, we can obtain Kp = 1:0098, Ki = 0:0634 for the center zone,
and Kp = 0:5556, Ki = 0:0162 for the edge zone. After several iterations
of tuning, we nally use Kp = 1:00, Ki = 0:10 for the center zone, and
Kp = 0:50, Ki = 0:01 for the edge zone in the experiment.
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Figure 2.3: Open loop step responses for the 8-inch bake-plate. The bake-
plate center and edge temperatures during the baking process are shown
in subplots (a) and (b), respectively.
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Figure 2.4 shows the comparison result of the simulation and experi-
mental bake-plate temperatures and wafer temperatures when the air gap
thickness is approximately 140 m. It can be seen that the agreement be-
tween of the wafer temperatures from simulation and experimental results
is excellent, thereby verifying the eectiveness of the proposed thermal
model. The estimated air gap thicknesses are plotted in Figure 2.5. Be-
ing condent of our system modelling, we then conduct real-time control
experiment with the system model.
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Figure 2.4: Plate and wafer temperature in simulation and experiment with
air gap thickness be 140 m using the calculated model. The bake-plate
center temperatures, bake-plate edge temperatures, wafer center tempera-
tures, and wafer edge temperatures during the baking process are shown
in subplots (a), (b), (c) and (d), respectively.
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Figure 2.5: Air gap estimation for conventional baking with 140 m prox-
imity pins
2.3 Real-timeWafer Temperature Spatial Con-
trol
2.3.1 Experiment setup and control structure
Most of the experimental conditions are similar to [8]. The experimental
setup for the baking of 200 mm wafer is shown in Figure 2.1. RTD sensors
are attached to the wafer for temperature measurement [7], [33]. The wafer
is dropped onto the bake-plate by aligning the major at surface of the
wafer with the proximity pins. A control-system software was developed
using National Instrument (NI) LabVIEW programming environment to
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create a multivariable PI control framework and a dynamic temperature
control system.
Figure 2.4 shows the high quality modelling t with experimental data
for the case of a at wafer. However, during actual wafer processing, wafers
can warp due to other preprocessing steps. A wafer with non-at surface is
a warped wafer, where the maximum warpage is the dierence between the
maximum and the minimum air gap thicknesses [34]. Referring to Figure
2.1, the dierence between the maximum air gap thickness, zag;max, and the
minimum air gap thickness, zag;min, is the maximum warpage of the wafer.
Once a wafer is warped, the air gap between the wafer and the bake-plate
will change as shown in Figure 2.1. For the proximity baking, a warpage
in the order of 10 - 20 m will make a dierence in the thermal processing
rates across the wafer. This is because the distance between the wafer and
the hot plate can be in the order of 100 m, and a warped wafer will alter
that gap considerably. Product wafers may come in with dierent shapes,
given that they arrive at the wafer track with dierent layers on them. So,
it is not uncommon to have product wafers with warpage of up to and
sometimes exceeding 100 m [5].
The thermal bake-plate usually has compact design and there is no space
to insert external sensor for air gap thickness measurement. Estimating the
air gap thickness from model can solve this issue. The proposed approach
required detailed information of the system in order to identify the average
air gap during subsequent processing. On the basis of the dual-zone system
model, a state-space model [35] with the air gap thicknesses of the two
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zones as unknown is developed. Detailed description of the thermal model
in state-space form is given in the Appendix. In the experiment, the bake-
plate temperature readings and input control signals are collected and tted
into the model to extract the air gap thicknesses and wafer temperatures
using the gray-box modelling function from MATLAB system identication
toolbox [35]. Because the linear thermal expansion coecient of silicon
wafer is as low as 3 - 410 6/C when the temperature is less than 800
C [36]. The variation of wafer warpage during the baking process can be
neglected and we may assume that air gaps remain the same throughout
the baking process. The estimated air gap thickness for the two zones under
dierent experimental conditions are tabulated in Table 2.2. This approach
is particularly useful since we understand the physics of the thermal system
and can represent the thermal system using ordinary dierential equations.
Table 2.2: Estimated air gap thickness and wafer warpage using the real-
time control method with the proximity pin height of 210 m
wafer center zone edge zone extracted wafer warpage
at wafer 208 m 214 m 12 m
70 m warpage 146 m 182 m 72 m
Figure 2.6 shows the control systems framework. The bake-plate is
connected to the power supply and computer through the solid state relay
(SSR), which allows us to switch power to the load circuitry. The data
acquisition (DAQ) module and input/output (IO) connector block from NI
are used for data transmission. The bake-plate temperatures, Tp1, and, Tp2,
and the control signal, u1, and, u2, in the dual-zone system are measured
and sent to the estimator. The \Estimator" block estimates the new air
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Figure 2.6: Block diagram of the control systems framework, where k in-
dicates the state, Tbp1setpoint, Tw1 and Tw2 are the desired plate reference
temperature in center zone based on the estimated air gaps, the estimated
wafer temperatures in center and edge zones, respectively.
gap thickness. With the estimated air gap thickness and desired wafer tem-
perature, the desired bake-plate temperature can be back calculated from
Equation A.53 in Appendix. The set point of bake-plate center, Tbp1setpoint,
can be determined. PI Controller 1 is used for the bake-plate center. It
reads the bake-plate center temperatures and compares the readings with
reference, Tbp1setpoint, and adjusts the power inputs to the bake-plate center
appropriately. The estimated wafer temperatures, Tw1, and, Tw2, are used
to control the wafer temperature uniformity in the process. PI Controller
2 is used for the bake-plate edge. It compares the estimated wafer edge
temperature, Tw2, with the estimated wafer center temperature, Tw1, and
adjusts the power inputs to the bake-plate edge appropriately. Using this
method, we can real-time estimate the air gap thickness and wafer temper-
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ature, and consequently regulate the control signal online to achieve the
desired wafer temperature and minimize the temperature nonuniformity
during the baking process.
Sampling rate is another concern in the real-time control. Selection of
sampling rate is usually a compromise between performance and cost. It
was stated that at least 10 samples were required within the rise time of
system to eectively track the signal [37]. From Figure 2.4, it is observed
that the rise time of wafer temperature is about 20 sec. Therefore, the
sampling time should be at most 2 sec. In the experiment, the sampling
time is set as small as 0.5 sec to achieve the best uniformity result.
2.3.2 Experimental result
To demonstrate our approach, an 8-inch at wafer is dropped on the bake-
plate with a proximity pin height of 210 m. The initial air gap is xed
at 210 m, i.e., the condition for a at wafer. The nal estimated air gaps
are tabulated in Table 2.2. A good measure of the extent of warpage is to
measure the deviation of the average air gap from the proximity pin height.
For the at wafer, the deviations are close to zero as expected.
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Figure 2.7: Temperature prole of bake-plate and wafer for conventional
baking when a at wafer is dropped on bake-plate with proximity pin height
of 210 m. The bake-plate temperatures, wafer temperatures, and wafer
temperature nonuniformity during the baking process are shown in subplots
(a), (b), and (c), respectively.
36
Conventional baking is rst conducted at 90 C. Figure 2.7 shows the
bake-plate and wafer temperature proles using the conventional baking.
After that, the real-time control method is used with the same baking con-
ditions. Figure 2.8 shows the bake-plate and wafer temperature proles
using the real-time control method. The power inputs of the real-time
control method to the bake-plate center and edge zones are plotted in Fig-
ure 2.9, respectively. It is worth noting that the steady-state approach in
[8] has already made a signicant improvement in the wafer temperature
uniformity comparing with the conventional baking. For the steady-state
approach, when the wafer is dropped on the bake-plate, the air-gaps are
rst estimated based on the maximum bake-plate temperature drops. Af-
ter that, the new bake-plate temperatures are set based on the estimated
air gap thicknesses. In [8], the wafer temperature is controlled at 90 C
with a steady-state temperature nonuniformity about 0.1 C. However, the
steady-state approach only focuses on the wafer temperature uniformity
at the steady-state. Since the new bake-plate temperature set points are
implemented about 20 sec after the wafer is dropped to allow the maximum
temperature drop point to occur as well as for computational delay of the
corresponding air gap, the wafer can only reach steady-state after about
80 sec. Furthermore, the wafer has a temperature nonuniformity of about
4 C in transient period.
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Figure 2.8: Temperature prole of bake-plate and wafer for real-time con-
trol method when a at wafer is dropped on bake-plate with proximity pin
height of 210 m. The bake-plate temperatures, wafer temperatures, and
wafer temperature nonuniformity during the baking process are shown in
subplots (a), (b), and (c), respectively.
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Figure 2.9: Power inputs to bake-plate center and edge zones for real-time
control method when a at wafer is dropped on bake-plate with proximity
pin height of 210 m.
The implementation of the real-time control method addresses the tran-
sient period wafer temperature nonuniformity issue. To validate the results,
two RTD sensors are embedded into the wafer surface at locations corre-
sponding to the center of each zone to monitor the wafer temperature.
Figure 2.8 shows that the wafer temperature is controlled to 90 C within
60 sec with a maximum temperature nonuniformity that is less than 1 C
during the transient period and steady-state temperature nonuniformity
that is less than 0.1 C. Compared with the steady-state approach, the
real-time control method not only maintains almost zero nonuniformity
at the steady-state but also signicantly improves the temperature unifor-
mity by more than 75% at the transient state. It is also believed that the
maximum temperature variation of wafer middle zone should be less than
the maximum temperature variation of wafer center and edge zones for
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the dual-zone bake-plate. In [29], the wafer spatial temperature nonunifor-
mity along the radius was monitored to verify the statement. Unexpected
temperature variation may be obtained if the temperature sensor is just
positioned above the air strip between the thermal zones. However, this
issue can be solved by narrowing the air strip.
Figure 2.10: Schematic of warpage setup
The feasibility of the approach is further demonstrated by heating
warped wafer. First, the wafer with center-to-edge warpage of 70 m is
dropped on the same bake-plate with the proximity pin height of 210 m.
Wafer warpage is created mechanically by putting a pointed weight at the
center of wafer as described by Tay et al. [38] and shown in Figure 2.10. On
the basis of the nal estimated air gap thickness together with the proxim-
ity pin height, the prole of the wafer can be obtained by extrapolation. An
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estimated warpage of 72 m from center-to-edge for the warped wafer is ob-
tained which is close to the known warpage of 70 m. Figure 2.11 shows the
bake-plate and wafer temperature proles using the conventional baking for
the warped wafer. Figure 2.12 shows the bake-plate and wafer temperature
proles using the real-time control method for the warped wafer. The power
inputs of the real-time control method to the bake-plate center and edge
zones are plotted in Figure 2.13, respectively. It can be seen that for the
warped wafer, using the real-time control method, wafer temperature can
reach the steady-state temperature within 50 sec, with a maximum tem-
perature nonuniformity that is less than 1.3 C during the transient period
and steady-state temperature nonuniformity that is less than 0.1 C. The
comparison between the conventional baking, steady-state approach and
real-time control method is summarized in Table 2.3.
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Figure 2.11: Temperature prole of bake-plate and wafer for conventional
baking when a wafer with center-to-edge warpage of 70 m is dropped on
bake-plate with proximity pin height of 210 m. The bake-plate temper-
atures, wafer temperatures, and wafer temperature nonuniformity during
the baking process are shown in subplots (a), (b), and (c), respectively.
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Figure 2.12: Temperature prole of bake-plate and wafer for real-time con-
trol method when a wafer with center-to-edge warpage of 70 m is dropped
on bake-plate with proximity pin height of 210 m. The bake-plate temper-
atures, wafer temperatures, and wafer temperature nonuniformity during
the baking process are shown in subplots (a), (b), and (c), respectively.
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Figure 2.13: Power inputs to bake-plate center and edge zones for real-
time control method when a wafer with center-to-edge warpage of 70 m
is dropped on bake-plate with proximity pin height of 210 m.
Table 2.3: Comparison between conventional baking, steady-state approach
and real-time approach
Conventional Steady- Real-time Improvement




at wafer transient 3.3C 4.0C 0.8C 76%
steady 2.0C 0.1C 0.1C 97%
warped wafer transient 6.9C 4.4C 1.3C 81%
steady 1.8C 0.1C 0.1C 94%
2.4 Conclusion
In this chapter, an in-situ approach to real-time detection of wafer warpage
and control of the wafer temperature uniformity in the heating process has
been developed. Wafer temperature uniformity in transient period has
been improved greatly compared with both the conventional baking and
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steady-state approach. With the proposed approach, the wafer temper-
ature is controlled to 90 C within 60 sec with a maximum temperature
nonuniformity that is less than 1.5 C during the transient period and
steady-state temperature nonuniformity that is less than 0.1 C. The pro-
posed approach can also be easily scaled up/down for larger/smaller wafers







The applications of advanced computational and control methodologies in
semiconductor manufacturing have received increasing research interests
to improve yield, throughput, and, in some cases, to enable the actual
process to print smaller devices. Optical metrology tools such as SEM
and AFM are most commonly used for device structure measurement in
the semiconductor manufacturing. However, they can only perform the
ex-situ measurement, and the measurement is normally destructive and
time consuming. A fast, accurate and non-destructive in-situ metrology is
needed to address these issues. The objective of this chapter is to develop
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an in-situ metrology for the photoresist properties monitoring through the
PEB process.
The literature consists of a number of techniques for in-situ monitor-
ing of the photoresist properties. Fadda et al. [39] used the contact angle
measurements to monitor the photoresist thickness. Dierently, an in-situ
multi-wavelength reection spectrometer was employed to measure the pho-
toresist thickness [40]. Morton et al. [41] applied the in-situ ultrasonic sen-
sors to monitor the change in photoresist properties to determine whether
the photoresist had suciently been cured, thereby determining the end-
point of the soft bake process. Agrawal and Henderson [42] discussed the
application of both single and multi-wavelength spectrometers in the esti-
mation of photoresist thickness. However, these techniques can only deal
with the unpatterned lm and measure the one dimensional parameters
such as lm thickness. An in-situ metrology capable for the patterned lm
properties analysis is needed.
In this chapter, an in-situ metrology based on the ellipsometry is devel-
oped for the photoresist properties monitoring through the PEB process.
It is worth noting that this in-situ metrology is applicable for the patterned
lm properties monitoring. Specically, a PEB model is given on the basis
of acid diusion length (ADL) theory. The spectroscopic ellipsometry [43],
[44] is then novelly implemented to measure the spectrum variation of the
reected light from the latent image of the photoresist. The experimen-
tal results demonstrate that ellipsometry exhibits the great capability to
in-situ monitor the photoresist properties through the PEB process.
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The rest of Chapter 3 is organized as follows. In Section 3.2, the working
theory of the system is presented. Next, the hardware congurations of
the machines are illustrated in Section 3.3. In Section 3.4, experiments
are conducted to verify the capability of the proposed in-situ metrology.
Conclusion is given in Section 3.5.
3.2 System Modelling
The aim of this chapter is to develop an in-situ metrology for the pho-
toresist properties monitoring through the PEB process. In this section,
the characterization of the PEB process is rst discussed. After that, the
working principle of the ellipsometry is presented.
3.2.1 Characterization of the PEB process
PEB is to thermally catalyze the chemical reaction amplifying the latent
bulk image formed at exposure. It is one of the most important steps in the
lithography for CD control. At the PEB step, the photoactive compound
diuses from the high density area to the low density area, in the direction
of the largest concentration gradient [45].
Modelling of the photoresist properties variations through the PEB pro-
cess is an active research area until today. Seligon et al. [46] described the
PEB process in the form of eective dose based on the Arrhenius equation.
Seligon's model states that the eective dose, eff , is given by:
eff =   e Ea=RT  t 1m ; (3.1)
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where  is the radiation dose, Ea is the activation energy, R is the universal
constant, T is the absolute temperature, t is the time, and m is a constant
factor. The model is derived from the Arrhenius equation
kc = Aee
 Ea=RT ; (3.2)
where kc is the chemical reaction rate, and Ae is the pre-exponential factor.
Detailed derivation can be found in [46]. Dierently, Satoru et al. employed
the Dill's model and Gaussian diusion to perform thermal modelling and
simulation for the PEB eect in [47]. Chemically amplied resist has been
widely used in the semiconductor industry since 1990s. The UV3 photore-
sist used for the experiment is a kind of chemically amplied resist, where
the photo acid is generated by a photo acid generator through the light ex-
posure. At the PEB step, the acid diuses across the photoresist lm and
acts as a catalyst for chemical amplication. Park et al. [48] employed the
concept of ADL to characterize the resist deprotection reactions through
the PEB process for the chemically amplied resist. The ADL model is
implemented to the in-situ measurement characterization in this chapter.
The details of ADL model is given as below. With Fick's second law of
diusion, molecular diusion can be stated as
@CA
@t




where CA is the concentration of species A, t is the PEB time, D is the
diusion coecient of species A at the PEB temperature T , and z is the
axis of diusion direction. The diusion coecient D is expressed as
D = A0  exp( Ea=RT ); (3.4)
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where A0 is the Arrhenius constant, Ea is the activation energy, and R is
the universal gas constant.
The total exposure dose QT =
R1
0 CA(z; t)dz is a constant. The con-














2Dt is the ADL. According to Equation 3.4, the ADL, , is






3.2.2 Working principle of the ellipsometry
Ellipsometry is one of the few metrology candidates that have true in-situ
potential for the deep sub-micron photoresist properties analysis. As an
in-situ metrology technique, ellipsometry came to the light of semiconduc-
tor manufacturing metrology in early 1990s [49]. Ellipsometry performs
indirect geometrical structure measurement by analyzing the light reec-
tivity in a fast, accurate and non-destructive manner, which makes it an
ideal candidate for the in-situ photoresist properties monitoring through
the PEB process. Various kinds of ellipsometry techniques have been pro-
posed in the literature. Optical ber ellipsometry was presented in [50],
[51], which reduced the size of ellipsometer by employing the highly bire-
fringent ber. It also modulated the polarization and thus eliminated the
mechanical adjustment, at the cost of a more complex optical system ar-
rangement. Another fast response ellipsometry technique was proposed in
50
[52], where the measurement of the light elliptical polarization was done
directly via the electro-optic crystal. It allowed fast response up to 1 ms,
but with the drawback of special requirements for materials. Dierently,
an interferometric ellipsometry was designed in [53], [54] to spatially re-
ect the beam and separate it to the parallel and perpendicular modes,
followed by the interference measurement. It oered the high accuracy but
required the double alignment that signicantly reduced the measurement
speed. The technique used in this chapter is the spectroscopic ellipsometry.
Compared with the above mentioned other techniques, the spectroscopic
ellipsometry is the promising method for the in-situ photoresist properties
monitoring because it has a very simple optical device arrangement and
allows a fast measurement.
The working principle of the proposed ellipsometer is very similar to the
commercial product, such as SOPRA's product [55]. A typical structure of
ellipsometer is shown in Figure 3.1. A linearly polarized beam is generally
elliptically polarized after being reected on a sample surface. The reected
light has phase changes that are dierent for the electric eld components
polarized parallel (p-polarized) and perpendicular (s-polarized) to the plane
of incidence. The waves with the electrical eld components polarized
parallel and perpendicular to the incident plane are named as transverse
magnetic (TM) and transverse electric (TE) waves, respectively.
Ellipsometry measures the state of polarization or more precisely the




= ei tan	; (3.7)
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where rp and rs are the reectivity of TM and TE waves. They are stated
as
rp =
n cosi   cosf
n cosi + cosf
; (3.8)
rs =
cosi   n cosf
cosi + n cosf
: (3.9)
The polar coordinates are used to present the value of c, where  is
the phase shift, and tan	 is the amplitude ratio upon reection. The
parameter 	 is the angle of the rst diagonal of the rectangle in which
the ellipse is enclosed. The incident and refracted angles are i and f .
The complex refractive index is, n = Nr   ikr, where Nr indicates the
phase speed, and kr indicates the amount of absorption loss when the
electromagnetic wave propagates through the material. Ellipsometry does
not require any reference as it measures a ratio rather than an absolute
value.
Figure 3.1: The structure of ellipsometer
The technique used in this chapter is the spectroscopic ellipsometry with
the rotating polarizer method. A broadband unpolarized light is emitted
from the light source. The light is then polarized by a polarizer before
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falling onto the surface of the sample. The reected light from the sample
surface is subsequently polarized again by an analyzer, before being cap-
tured by a light detector. The spectrums of the reected, polarized light
with respect to the dierent polarizer angles are measured by a spectrom-
eter.
In the measurement, the eect of each component in the spectroscopic
ellipsometry is given by a matrix, which is described as below. These
matrices are used to obtain the ellipsometric parameters log(tan	) and
cos.
Polarizer and analyzer are presented by the matrices Px and Ax as
below:











The analyzer is xed at a certain angle to suppress the parasitic light
when the polarizer is rotating. The rotation Rx of the polarizer or analyzer
is presented by the following matrix:
Rx =
266664
cos    sin 
sin  cos 
377775 ; (3.12)
where  is the variable angle of polarizer's rotation or the xed angle of








where E0 denotes the power of the light source.
The derivation of the eld amplitude on the detector can be found in
[56]. The key steps are listed below. Assume P is the polarizer angle,
A is the analyzer angle. On the detector, the eld amplitude, Ed, is the
following:
Ed = Ax Rx(A)  Ex Rx( P )  Px  L: (3.14)
Substitute Equations 3.10 - 3.13 into Equation 3.14, there is
Ed =
266664
cosP  E1 + sinP  E2
0
377775 ; (3.15)
where E1 = rp  cosA E0, and E2 = rs  sinA E0. Therefore, the intensity
I seen by the detector is stated as











cosP  sinP = 1
2
sin 2P: (3.19)




[E1 E1+E2 E2+(E1 E1 E2 E2)cos 2P+(E1 E2+E1 E2)sin 2P ]:
(3.20)
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Calculate the following equations:
E1  E1 + E2  E2 = jrsj2  jE0j2  cos2A  (tan2	+ tan2A); (3.21)
E1  E1   E2  E2 = jrsj2  jE0j2  cos2A  (tan2	  tan2A); (3.22)
E1  E2 + E1  E2 = jrsj2  tan	  2 cos  sinA  cosA  jE0j2: (3.23)




 [E1  E1 + E2  E2 + (E1  E1   E2  E2)  cos 2P




fjrsj2  jE0j2  cos2A  (tan2	+ tan2A)
+[jrsj2  jE0j2  cos2A  (tan2	  tan2A)]  cos 2P
+(jrsj2  tan	  2 cos  sinA  cosA  jE0j2)  sin 2Pg: (3.24)
Therefore, the intensity I seen by the detector is given as










 = 2 cos  tan	  tanA
tan2	+ tan2A
: (3.28)








1  2 : (3.30)
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The spectroscopic ellipsometry samples the time-variant signal for a
few periods when the polarizer is rotating, and then converts the acquired
variables into the ellipsometric parameters. The reected, polarized light
that has been digitized by the spectrometer is then integrated every quarter






























































(S1 + S2 + S3 + S4): (3.37)
After that, the ellipsometric parameters log(tan	) and cos can be ob-
tained by Equation 3.29 and 3.30.
3.3 Equipment Setup
The working theory of the in-situ metrology has been discussed in the
previous section. In this section, the equipment setup of the PEB thermal
bake-plate and spectroscopic ellipsometer is discussed. It builds the system
to examine the working theory.
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3.3.1 Programmable thermal bake-plate
The proposed CD control experiments are designed for the 4-inch wafer. All
the equipments, including the spin coater, exposure tool, and spectroscopic
ellipsometer, are designed for the 4-inch wafer only. A programmable multi-
zone bake-plate is developed for the thermal processing of 4-inch wafer
as well. The bake-plate is similar to the one developed in Chapter 2.
It comprises an array of heating zones that allow for spatial control of
temperatures in nonsymmetric congurations. Resistive heating elements
are embedded within each of the baking zones. Heat is supplied to each of
the resistive heating elements by embedding a 3.2 mm cylindrical cartridge
heater that is commercially available from Watlow, Inc. A RTD sensor
available from Honeywell is also inserted into each zone of the bake-plate,
and attached to the surface of the bake-plate with thermally conductive
glue to measure temperatures. Each heating zone is congured with its
own temperature sensor and electronics for feedback control. The heating
electronics consist of a PWM and a SSR for voltage control. The heating
zones are separated with a small air gap of approximately 1 mm. The
fact that the zones are spatially disjoint ensures no signicant thermal
coupling between each other. Its small thermal mass allows for fast dynamic
manipulation of the temperature prole. Moreover, the number of heating
zones of the bake-plate can be easily modied.
In this chapter, the above mentioned bake-plate is implemented to the
PEB step. The congurations of the thermal bake-plate are shown in Fig-
ure 3.2. The equipment setup and control algorithm of the proposed 4-inch
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bake-plate are similar to the 8-inch bake-plate presented in Chapter 2. The
bake-plate is divided into the center and edge zones. Each zone is connected
to the power supply and computer through a SSR. The power inputs to the
bake-plate center and edge are adjusted appropriately on the basis of spec-
troscopic ellipsometry measured results. There are also two temperature
sensors inserted into the bake-plate center and edge zones and attached to
the surface of the bake-plate with thermally conductive glue. They perform
in-situ real-time measurements of the bake-plate temperatures throughout
the PEB process. The National Instrument (NI) devices are used to read
the measurements and send out the control signals.
Figure 3.2: Thermal bake-plate congurations
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3.3.2 Spectroscopic ellipsometer
3.3.2.1 Single probe spectroscopic ellipsometer
A single probe spectroscopic ellipsometer is st developed. The setup of
its main components is stated as below:
1. Stepper motor for polarizer, with accuracy of 80 arc-seconds, re-
peatability of 15 arc-seconds, and speed of 16 rpm.
2. Polarizer and analyzer extinction rate of 1000:1, rotation of 360.
3. Spectrometry of visible light / near infrared range.
4. Broadband light source.
5. Analyzer angle set to -30.
The design of the proposed spectroscopic ellipsometry is done with the
mechatronics approach [57] as it requires a synergy between the electrome-
chanical systems with the optical system. The core of the mechatronics
design is the synchronization of the stepper motor and spectrometer. The
single probe spectroscopic ellipsometer setup is shown in Figure 3.3. The
polarizer is positioned on the left, while the analyzer is directly opposite
the polarizer. Both of them are held by the independent arms, which are
movable through the angular slots on the main stage. The wafer sample is
placed on the bake-plate located at the light path such that the light reec-
tion is inline with the analyzer arm's axis. The light source is a ultraviolet
(UV) / visible light (VIS) / near infrared (NIR) source. It is connected to
the polarizer via an optical ber cable through a subminiature version A
connector, which minimizes the light intensity loss. The reected light is
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captured by the light receptor, and then sent to the spectrometer.
The operation, including the rotation of the polarizer motor, is con-
trolled via virtual instrumentation software of LabVIEW. It drives the
stepper motor and reads the measurement of the spectrometer. The angu-
lar range of the polarizer can also be modied via the software, allowing the
variation of the range of polarizer rotation to achieve an optimum trade-o
between parasitic light suppressing and measurement speed. Homing of
the polarizer is another important feature. The rotating polarizer method
requires a known polarization state. Therefore, the polarization should al-
ways start from the same angular location, which is done by the homing
function.
Figure 3.3: Single probe spectroscopic ellipsometer setup
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3.3.2.2 Dual-probe spectroscopic ellipsometer
It is easy to upgrade a single probe spectroscopic ellipsometer to a dual-
probe spectroscopic ellipsometer by adding extra sets of probes where they
have exactly the same working principle. The design of a dual-probe spec-
troscopic ellipsometer is presented in Figure 3.4. One set of optical com-
ponents, including a polarizer and an analyzer, are added to the original
system, where two sets of probes are 4 cm apart. One set is to measure
the CD latent image at the wafer center, and the other set is to measure
the CD latent image at the wafer edge. All the other hardware congu-
rations of the proposed dual-probe spectroscopic ellipsometer are exactly
the same as the single probe spectroscopic ellipsometer except the ana-
lyzer angle is set to 30 due to the hardware limitations. The photo of the
proposed dual-probe spectroscopic ellipsometry system is shown in Figure
3.5. In Chapter 4, this dual-probe spectroscopic ellipsometry system will
be further discussed and used for across wafer CD uniformity control.
3.4 Experimental Results and Discussions
This section experimentally investigates the capability of spectroscopic el-
lipsometry for in-situ photoresist properties monitoring throughout the
PEB process. The 4-inch wafers are processed with the same recipe prior to
the PEB step. Therefore, all the wafers have the same incoming condition.
At the PEB step, experiments are conducted for the dierent baking time
and temperatures. The single probe spectroscopic ellipsometer is used to
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Figure 3.4: Design of the dual-probe ellipsometer
perform the in-situ photoresist properties measurements.
ADL model is used to describe the variation of photoresist properties




e Ea=RT , where t is
the baking time, A0 is the Arrhenius constant, Ea is the activation energy
around 0.28 ev or 26970 J/mol, R is the universal constant and equals to
8.314472 J/Kmol, and T is the baking temperature. State two wafers A
and B which run the same recipe prior to the PEB step. However, Wafer
A is baked at T1 for t1 while Wafer B is baked at T2 for t2. The following
62
Figure 3.5: Dual-probe spectroscopic ellipsometer setup




























The experiments are designed appropriately on the basis of ADL model.
Prior to the PEB step, all the wafers are processed step by step as below:
1. The 4-inch wafers are spin-coated with Shipley UV3 positive pho-
toresist at 6000 rpm for 55 sec.
2. The wafers are sent for soft bake at 120 C for 90 sec.
3. The wafers are exposed for 2.6 sec at 6.1 mJ/cm2.
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At the PEB step, four experiments are designed as shown in Table 3.1.
The inspected area is on the wafer center and patterned with a periodic
line grating with the width of 500 nm.
Table 3.1: Experiment design
Post-Exposure Bake
Experiment Series Stage 1: First 45 sec Stage 2: Next 80 sec
E1 140 C 140 C
E2 130 C 130 C
E3 145 C 145 C
E4 130 C 145 C
Experiments are used to examine how the spectroscopic ellipsometry
measurement changes with the PEB baking time and temperature. Ex-
periments E1, E2 and E3 only have one bake temperature throughout the
PEB process. Experiment E4 has a temperature change during the PEB
process. However, E1 and E4 are expected to have the same photoresist
properties after the PEB process is completed according to Equation 3.40.
The PEB process is divided into two stages: rst 45 sec and rest 80 sec.
For E4, the rst stage is baking at 130 C for 45 sec, which is equivalent












 45 sec = 34 sec: (3.41)
E4 stage 2 is baking at 145 C for 80 sec. Therefore, E4 is equivalent to
baking at 145 C for 114 sec. Recalling Equation 3.40, E4 is equivalent to












 114 sec = 125 sec: (3.42)
A total of 400 wafers are used for the experiment, which is equivalent
to 20 lots of data with each lot consists of 20 wafers. The results are
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Figure 3.6: Thermal eect for PEB bake at 140C
satisfactorily consistent, and the result of one lot is shown as below for the
illustration purpose. There are twenty wafers in the sampled lot. Wafer 1
to Wafer 5 run Experiment E1, Wafer 6 to Wafer 10 run Experiment E2,
Wafer 11 to Wafer 15 run Experiment E3, and Wafer 16 to Wafer 20 run
Experiment E4. It is noted that the ellipsometric parameter, cos, is more
sensitive than log(tan	) because it only ranges from -1 to 1. Therefore,
cos is used for the process analysis. The experimental results are plotted
in Figures 3.6 to 3.8. The average values are used to obtain a better
comparison.
Several conclusions can be derived from the experimental results. Firstly,
the relationship between the baking time and the measured signature is
discussed. In E1, ve wafers are baked at 140 C for 125 sec. The spec-
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Figure 3.7: Thermal eect with baking temperature for PEB, measured at
125s
troscopic ellipsometry measurements are taken at 45 sec, 85 sec, and 125
sec, respectively. From the signatures plotted in Figure 3.6, it is observed
that the measured signature moves from right to left as the baking time
increases. Secondly, the relationship between the baking temperature and
the measured signature is discussed. E2 and E3 are conducted and com-
pared with E1. In E2 and E3, ve wafers are used for each run and baked
at 130 C and 145 C for 125 sec, respectively. The cosine signatures of
them, together with E1, are plotted in Figure 3.7. It is also observed that
the measured signature moves from right to left as the baking temperature
increases.
In the previous two aspects, one baking temperature lasts for the entire
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Figure 3.8: Thermal eect with the change of baking temperature in the
middle
PEB process. However, Experiment E4 has a baking temperature change
in the middle of the PEB process. The baking temperature starts from
130 C and lasts for 45 sec, then increases to 145 C and lasts for the rest
80 sec. The results of E4 and E1 are both plotted in Figure 3.8. It nds
that their measured signatures are almost identical. The SEM analysis is
conducted on the samples for further verication. The results are shown in
Figure 3.9. It is clear that the CD results of E1 and E4 share the similar
prole as compared with E2.
67
Figure 3.9: SEM result
3.5 Conclusion
In this chapter, an spectroscopic ellipsometry system has been developed
for in-situ photoresist properties monitoring at the PEB step. The mod-
elling of the PEB process and the working principle of the ellipsometry
have been rst reviewed. After that, the spectroscopic ellipsometry has
been novelly implemented to the PEB process for in-situ photoresist prop-
erties measurements. From the experimental results, it has been observed
that the ellipsometry measured signature changed with the PEB baking
time and temperature. Empirically, the spectroscopic ellipsometry mea-
sured signature has moved from right to left as baking time or temperature
increased. Moreover, it has been demonstrated that the spectroscopic ellip-
sometry measured signature could be controlled on target by manipulating
the PEB baking time and temperature on the basis of ADL model. This
implies that the CD value can be controlled on target by manipulating the
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PEB baking time and temperature appropriately. In Chapter 4, an across
wafer in-situ real-time CD monitoring and control system will be developed




Monitoring and Control of
Critical Dimensions
4.1 Introduction
CD is the most important parameter in the lithography process. The across
wafer gate CD uniformity strongly aects the nal chip-to-chip performance
spread in terms of speed and power. Eective control of across wafer CD
uniformity results in a tighter distribution of chip speed and power con-
sumption. This, in turn, results in more consistent chip performance and
higher yield [19]. However, signicant across wafer CD nonuniformity may
be observed at the end of lithography process for traditional conventional
baking, which is due to but not limited to the following reasons: (1) the
thermal transfer is not uniform across the wafer; (2) the initial condition
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of the photoresist is not uniform across the wafer; (3) the perturbation
during the PEB process aects the photoresist reaction and nal CD re-
sult. These observations motivate us to develop a formal control method
for across wafer CD uniformity improvement.
In the literature, extensive research has been conducted in CD unifor-
mity control. The CD variation at R2R or wafer-to-wafer level was gener-
ally solved by the advanced process control [58] - [61]. In these works, CD
data was used to correct the perturbations from process. The average CD
of wafer was regulated, and the wafer-to-wafer CD variation was minimized.
Across wafer CD uniformity is becoming dominant as technology advances.
It requires that process control moves beyond the R2R or wafer-to-wafer
level to the across wafer level. The in-situ real-time technique was widely
used for across wafer photoresist properties uniformity control. In [8], [62]
- [63], Tay et al. performed a series of approaches to in-situ real-time mon-
itoring and control of the across wafer photoresist properties, such as wafer
temperature, photoresist extinction coecient and photoresist thickness, at
the baking step. However, these approaches cannot measure the CD prole
directly. A more straightforward approach for across wafer CD uniformity
control is needed.
Throughout the lithography, the nal CD value is strongly related to the
thermal processing steps, such as PEB [5]. Paulsson et al. [64] examined
the relationship between the PEB time, temperature and nal CD linewidth
by a series of experiments. It can be seen that the three-dimensional CD
prole is signicantly aected by the PEB temperature prole. In this
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chapter, an in-situ real-time across wafer CD uniformity control method
is developed and applied to the PEB step. A dual-probe spectroscopic el-
lipsometer is built and integrated with a dual-zone programmable thermal
bake-plate. A physical model based on the rigorous coupled-wave analysis
(RCWA) is used to characterize the CD latent image prole in terms of
the spectroscopic ellipsometry in-situ measurement. Based on the spec-
troscopic ellipsometry in-situ measurements, a real-time control method is
applied at the PEB step to real-time adjust the power inputs to the bake-
plate center and edge, respectively. Compared with previous works, the
proposed approach provides a straightforward way for in-situ real-time CD
monitoring and control at the PEB step. A signicant across wafer CD
uniformity improvement is observed from the experiments.
The rest of Chapter 4 is organized as follows. In Section 4.2, the RCWA
model is introduced, which characterizes the CD latent image prole in
terms of the spectroscopic ellipsometry measurement. The real-time control
algorithm and experimental results are then presented in Section 4.3. The
conclusion is given in Section 4.4.
4.2 Measurement of CD Latent Image
The spectroscopic ellipsometer is employed to perform in-situ CD latent
image prole measurement through the PEB process. The measurements
are presented in terms of cosine signatures. This section builds a model to
relate the cosine signature to the CD latent image prole.
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Processing of photoresist is rst studied. In the experiment, UV3 pos-
itive photoresist is used, which is a kind of chemically amplied resists.
After exposure, the properties of exposed photoresist change signicantly
[65], [66]. Because the refractive index is dierent between the exposed and
unexposed areas, the CD latent image prole structure can be treated as a
diraction grating. A cross-sectional geometric structure of the CD latent
image is shown in Figure 4.1. It is actually a one-dimensional periodic
grating structure, which can be characterized by the RCWA technique.
Figure 4.1: CD latent image grating structure
4.2.1 Approach with RCWA
RCWA was rstly proposed by Moharam and Gaylord in [67]. It is one
of the most widely used techniques for the accurate analysis of the optical
diraction of periodic gratings. The RCWA computation consists of two
steps. First, the Fourier expansion of the eld inside the grating leads to a
system of dierential equations. A set of second-order dierential equations
can be used instead of rst-order dierential equations. The modications
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from rst-order to second-order dierential equations dramatically reduce
the computation time and the memory requirements. Second, electromag-
netic boundary conditions require that the tangential electric and tangen-
tial magnetic elds should be continuous across the boundaries between
two non-conductive layers. Once the eigenvalues and the eigenvectors of
this grating system are found, the boundary conditions at the grating inter-
faces are matched to compute the electric and magnetic elds. The details
of RCWA can be found in [68]. Based on the RCWA theory, we use MAT-
LAB to develop the model, which relates the spectroscopic ellipsometry
measurement to the CD latent image. Two models are built: a one-layer
model and a ten-layer model. For the one-layer model, only one layer of
photoresist exists between the superstrate layer, i.e. air, and the substrate
layer, i.e. silicon wafer. The CD latent image prole in the photoresist is
presented in terms of the CD latent image linewidth w1 and the lm thick-
ness h1. For the ten-layer model, ten layers of photoresist exist between
the superstrate layer and the substrate layer. The CD latent image prole
at l-th layer is presented in terms of the CD latent image linewidth at l-th
layer, wl, and the l-th layer lm thickness, hl. In the next subsection, the
one-layer model is compared with the ten-layer model. It states that the
one-layer model performs as well as the ten-layer model, with less calcu-




The accuracy and consistency of the one-layer model is veried in this
subsection. The one-layer model is rst compared with the ten-layer model.
After that, the experimental results are tted into the one-layer model to
check the consistency between model and experiment.
Photoresist properties are rst studied before building the model. Ship-
ley UV3 positive photoresist is used for the experiments because of its
great post-exposure stability. The Cauchy coecients of UV3 resist are
n1=1.5247, n2 = 4:17 105, and n3 = 4:61 1012, the refractive index is
n() = n1 + n2=
2 + n3=
4; (4.1)
where  is the wavelength. After exposure, n1 slightly decreases to 1.2607,
and there are not too much variations on the other two parameters. A 1000
nm periodic grating mask with 1:1 duty cycle ratio is used at the exposure
step, where the linewidth of exposed and unexposed areas are both 500
nm. Both the one-layer and ten-layer models are developed based on the
given photoresist properties. Set the photoresist lm thickness at 420 nm,
each layer of the ten-layer model is with 42 nm thickness. The comparison
between the one-layer and ten-layer models for an ideal unslanted sample
is shown in Figure 4.2. The two signatures are exactly the same.
Next, a sloped CD latent image prole is used for the ten-layer model:
bottom CD linewidth of ridge = 509 nm, top CD linewidth of ridge = 491
nm, each layer in between decreases by 2 nm from the bottom to top, and
the average CD linewidth is still 500 nm. The comparison between the one-
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Figure 4.2: Comparison between one-layer and ten-layer models for an ideal
unslanted sample
layer and ten-layer models for the sloped sample is shown in Figure 4.3. The
mean square error between two signatures is only 0.005 which is negligible.
It concludes that the one-layer model performs a good approximation to
the ten-layer model.
Figure 4.3: Comparison between the ideal unslanted sample in one-layer
model and the sloped sample in ten-layer model
After that, experiments are conducted to verify the consistency of the
one-layer model. Two samples are used for investigation. The post de-
velopment CD prole of Sample 1 is of 500 nm linewidth in valley, 420
nm in height. The post development CD prole of Sample 2 is of 475 nm
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linewidth in valley, 430 nm in height. SEM is used for sample verication,
and the result is shown in Figure 4.4. UV3 photoresist has high selectivity
at the development step. The same CD latent image prole can be assumed
at the PEB step. The spectroscopic ellipsometry measurements on these
two samples at the PEB step are plotted in Figures 4.5 and 4.6, together
with the simulation results of the one-layer grating model.
Figure 4.4: Post-development DICD SEM verication
Because of the limitations on physical properties, the spectroscopic el-
lipsometry measurements may not be able to catch some spikes in the
simulation at certain wavelengths. However, it can be observed that the
spectroscopic ellipsometry measurements and simulation results are almost
matched within the wavelength range of 350 - 700 nm. Therefore, the
capability of the one-layer diraction grating model is veried.
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Figure 4.5: Simulation and experimental results for 500 nm CD latent
image prole with 420 nm thickness
Figure 4.6: Simulation and experimental results for 475 nm CD latent
image prole with 430 nm thickness
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4.2.3 Extraction of CD latent image prole from spec-
troscopic ellipsometry measurement
Previous subsection indicates that the CD latent image prole is presented
in terms of spectroscopic ellipsometry measurement cos. In this subsec-
tion, the inverse CD latent image prole extraction from the spectroscopic
ellipsometry measurement is investigated. A library is built. It contains a
number of simulations, i.e. cos, and the corresponding CD latent image
prole, on the basis of the one-layer model mentioned in Subsection 4.2.2.
Specically, the CD latent image proles in the library are described by two
parameters: the linewidth w1 and the height h1 of the exposed area. The
ideal CD latent image prole in the experiment is with 500 nm linewidth
and thickness ranges from 420 nm to 440 nm. When the CD latent image
proles are established, w1 starts from 460 nm and increases at a step size
of 10 nm until 540 nm, h1 starts from 420 nm and increases at a step size
of 5 nm until 440 nm. There are total 45 references in the library. On
the other hand, when the spectroscopic ellipsometer performs the in-situ
measurement, the measured signature is compared with all the simulated







The most matched simulated cos is then chosen, and the corresponding
CD latent image prole is stated as the extraction result.
The experiment is conducted to illustrate the feasibility of library and
extraction process. A 500 nm CD shown in Figure 4.4 Sample 1 is generated
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step by step as the following standard recipe:
1. The 4-inch wafer is coated with Shipley UV3 positive photoresist at
6000 rpm for 55 sec.
2. The wafer is sent for soft bake at 120 C for 90 sec.
3. The wafer is exposed for 2.6 sec at 6.1 mJ/cm2 through a 1000 nm
square grating mask with 1:1 duty cycle ratio.
4. The wafer is sent for PEB. The PEB is conducted at 130 C for 125
sec. The spectroscopic ellipsometer performs in-situ real-time measurement
on the wafer center through the PEB process.
5. The wafer is immersed in the MF CD-26 developer solution for 10
sec, followed by rinsing with deionized (DI) water.
A CD prole with 503 nm valley linewidth and 420 nm height is revealed
on the wafer center at the end of process. The measurements taken at the
25 sec, 65 sec and 125 sec of the process are presented in terms of cos
signatures and shown in Figure 4.7.
The experimental results are matched to the simulated cos signa-
tures in the library. The corresponding CD latent image proles are then
extracted and stated in Table 4.1, and shown in Figure 4.8. It can be seen
that the extracted CD latent image prole at the end of process is of 510
nm linewidth and 420 nm thickness, which are very close to the dimensions
of Sample 1 in Figure 4.4.
Table 4.1: CD latent image prole characterizations
width(w1) height(h1)
25 sec 470 nm 435 nm
65 sec 490 nm 425 nm
125 sec 510 nm 420 nm
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Figure 4.7: Inline measured cosine signatures through PEB
4.3 Control Framework and Experimental Re-
sults
The previous section veries the capability of spectroscopic ellipsometry
for in-situ real-time CD latent image prole measurement. Based on the
spectroscopic ellipsometry technique, the dual-zone real-time CD monitor-
ing and control system is implemented to the PEB step in this section.
Moreover, experiments are conducted to examine the eectiveness of the
dual-zone system for CD uniformity improvement.
4.3.1 Control framework
Real-time CD control is presented in this subsection. Figure 4.9 shows the
framework of this real-time control method, where e1 and e2 are the dier-
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Figure 4.8: CD latent image prole variations throughout the PEB process
ences between the spectroscopic ellipsometry measurement and reference
at the wafer center and edge, Kp1 and Kp2 are the proportional gains, u1
and u2 are the changes of power inputs to the bake-plate center and edge,
Tp1 and Tp2 are the changes of temperatures of the bake-plate center
and edge, Dc is the decoupling matrix, Gnew;wfr to u is the transfer func-
tion between the wafer temperatures and the power inputs after decoupling
the thermal eects.
The working principle of the framework is presented as below. The CD
latent image variations, on both wafer center and edge zones, are in-situ
real-time measured by the dual-probe spectroscopic ellipsometer through-
out the PEB process. The measurements are then compared with the ref-
erence. The dierences between them are minimized by real-time adjusting
the power inputs to the center and edge zones accordingly, which improves
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Figure 4.9: The scheme of the real-time control approach
the across wafer CD uniformity. Dierent from conventional baking, the
real-time control method adjusts the power inputs to the bake-plate di-
rectly instead of using PI controllers to maintain the temperature, for ease
of tuning. It is also worth noting that a decoupling matrix is employed
in the framework, which allows us to control the wafer center and edge
temperatures independently regardless of the good thermal conductivity of
the silicon wafer.
Two issues need to be addressed before the framework is implemented.
One is to identify e1 and e2. Dene n0 as the total data points, and 400 -
550 nm as the observation wavelength range for a 500 nm CD, the real-time




=400nm(cos(; t)Measurement;Center   cos(; t)Reference)2
n0
 sign(




=400nm(cos(; t)Measurement;Edge   cos(; t)Reference)2
n0
 sign(
cos(550nm; t)Reference   cos(550nm; t)Measurement;Edge): (4.4)
Based on e1(t) and e2(t), two controllers adjust the power inputs to the
bake-plate center and edge zones accordingly. The proportional gains Kp1
and Kp2 are both set to 10 after several iterations of tuning.
The other issue is to design the decoupling matrix. The thermal cou-
pling analysis is conducted for both the bake-plate and wafer, and their
results are stated in Tables 4.2 and 4.3, where u1 is the power input to
bake-plate center, u2 is the power input to bake-plate edge, Tp1 is the
bake-plate center temperature, Tp2 is the bake-plate edge temperature, Tw1
is the wafer center temperature, Tw2 is the wafer edge temperature, and
 indicates the variation. The tables state how the wafer and bake-plate
temperatures change with the power inputs, at both center and edge zones.
Table 4.2: Thermal coupling analysis
u1 u2 Tp1
C Tp2C Tw1C Tw2C
0.77 1.78 130 130 114.2 112.0
0.95 1.74 135 130 116.5 113.2
0.59 1.83 125 130 112.0 110.7
0.65 1.92 130 135 115.2 114.0
0.90 1.67 130 125 113.0 109.8
Table 4.3: Temperature variation vs Power input variation
u1 u2 Tp1
C Tp2C Tw1C Tw2C
0.18 -0.04 5 0 2.3 1.2
-0.18 0.05 -5 0 -2.2 -1.3
-0.12 0.14 0 5 1.0 2.0
0.13 -0.11 0 -5 -1.2 -2.2
The transformation matrices between wafer temperature, bake-plate
temperature and power inputs are then derived by using the linear tting
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Relative gain array (RGA) analysis of the transformation matrices is
conducted to study the thermal coupling eects for both the bake-plate
and wafer. RGA is an analytical tool to determine the optimal input-
output variable pairings for a multi-input-multi-output (MIMO) system.
In other words, RGA is a normalized form of the gain matrix that describes
the impact of each control variable on the output, relative to each control
variable's impact on other variables. A perfect decoupled system results in
an identity RGA matrix. For the proposed thermal system in this chapter,
the RGA matrices of the bake-plate and wafer are stated as below:










The values at the diagonal of RGAbp to u are close to 1, which indicates
a weak thermal interaction between each zone of the bake-plate. However,
the values in RGAwfr to u indicate a severe coupling eect for the silicon
wafer. A decoupling matrix is needed to decouple the thermal interaction
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between wafer center and edge zones. The new transfer function matrix,
Gnew;wfr to u, should be a diagonal matrix that keeps the diagonal elements
of Gwfr to u. The decoupling matrix, Dc, should satisfy that











Performing the RGA analysis for the matrix Gnew;wfr to u, there is





which indicates a good thermal decoupling eect with the use of decoupling
matrix Dc.
4.3.2 Experimental results and discussion
The objective of this subsection is to experimentally verify the across wafer
CD uniformity improvement which has been achieved by the real-time con-
trol method. Both conventional baking and real-time control method are
performed. The resulting across wafer CD nonuniformities are compared
with each other. For conventional baking, the setup of the bake-plate is
presented in Chapter 3. The wafer is baked at 130 C for 125 sec, where
the bake-plate temperature set point 130 C is recommended from the UV3
photoresist user manual. Two PI controllers are used to maintain the bake-
plate temperature at 130 C throughout the entire PEB process. As the
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standard PI controller is implemented in LabVIEW, the dynamic equation
for PI controller is
u[k] = u[k   1] + (Kp +Ki  Ts)  e[k] Kp  e[k   1]; (4.12)
where u[k] is the current power input, u[k  1] is the previous power input,
Kp is the proportional gain, Ki is the integral gain, Ts is the sampling
time, e[k] is the current dierence between the bake-plate temperature
measurement and set point, and e[k  1] is the previous dierence between
the bake-plate temperature measurement and set point. Ziegler-Nichols
Reaction Curve Tuning Method is used for the PI controller parameters
tuning. In the experiment, the sampling time is set to 0.1 sec based on
the sampling theory [37]. The open loop step responses of the bake-plate
are shown in Figure 4.10. From Ziegler-Nichols Reaction Curve Tuning
Method, we obtain Kp = 0:8189, Ki = 0:0586 for the center zone PI
controller, and Kp = 0:5587, Ki = 0:0224 for the edge zone PI controller.
After several iterations of tuning, we nally use Kp = 1:00, Ki = 0:05 for
the center zone PI controller, and Kp = 0:50, Ki = 0:02 for the edge zone
PI controller in the experiment.
For the real-time control method, the reference is rst built. Section 4.2
states that each CD prole corresponds to a specic cosine signature. In the
experiment, a 500 nm CD latent image with 420 nm thickness is adopted
as the reference. The cosine signatures of the reference are measured at 25
sec, 65 sec and 125 sec during the PEB process, which are plotted in Figure
4.7. Next, the CD latent image proles, one at the center of wafer and the
other one 4 cm apart from it, are in-situ measured by the spectroscopic
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ellipsometer throughout the PEB process. Based on the dierence between
measurement and reference, the power inputs to the bake-plate center and
edge are real-time adjusted, respectively.
Two sets of experiments are conducted to compared the real-time con-
trol method with the conventional baking, for wafers with dierent incom-
ing conditions. In Experiment 1, twenty 4-inch silicon wafers are processed
step by step as below:
1. The wafers are coated with Shipley UV3 positive photoresist at 6000
rpm for 55 sec.
2. The wafers are sent for soft bake at 120 C for 90 sec.
3. The wafers are exposed for 2.6 sec at 6.1 mJ/cm2.
After that, ten wafers go through the conventional baking while the
other ten wafers go through the real-time control. The experimental results
are shown in Figures 4.11 to 4.18. Figures 4.11, 4.12 and 4.13 show the
experimental results of conventional baking. Large dierence between the
measured signature and reference is observed at the end of PEB process,
especially for the measurement at the wafer edge. In Figure 4.13, the MSE
between the center average and reference, and the MSE between the edge
average and reference, sums up to 0.1521. The SEM verication is shown
in Figure 4.14. It presents that the CD valley linewidth at the wafer center
is 503 nm and the CD valley linewidth at the wafer edge is 550 nm. A
total across wafer CD nonuniformity of 50.1 nm is obtained by measuring
the total MSE to reference.
88
Figure 4.10: Open loop step responses for the 4-inch bake-plate. The bake-
plate center and edge temperatures during the baking process are shown
in subplots (a) and (b), respectively.
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Figure 4.11: The cosine signatures of conventional baking for PEB at 130
C for 125 sec at the wafer center
Figure 4.12: The cosine signatures of conventional baking for PEB at 130
C for 125 sec at the wafer edge
90
Figure 4.13: Averaged cosine signatures of conventional baking for PEB at
130 C for 125 sec
Figure 4.14: SEM results for the conventional baking at 130 C for 125 sec
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The real-time control results of the other ten wafers are shown in Fig-
ures 4.15 to 4.18. It is observed that the measured signatures at both the
center and edge zones are quite close to the reference signature. In Fig-
ure 4.17, the total MSE between measurements and reference is reduced
to 0.1040 compared with 0.1521 in the conventional baking, presenting a
31.6% decrease in the signature nonuniformity. Figure 4.18 shows the SEM
result. It can be seen that the CD valley linewidth at the wafer center is 494
nm and the CD valley linewidth at the wafer edge is 515 nm. A total across
wafer CD nonuniformity of 16.2 nm is obtained. Compared with the 50.1
nm across wafer CD nonuniformity resulted from the conventional baking,
it is important to note that a 68% nonuniformity reduction is achieved by
the proposed real-time control method.
Figure 4.15: Cosine signatures for in-situ real-time control through the
PEB process at the wafer center
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Figure 4.16: Cosine signatures for in-situ real-time control through the
PEB process at the wafer edge
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Figure 4.17: Averaged cosine signatures for in-situ real-time control
through the PEB process
Figure 4.18: SEM results of the real-time temperature control through the
PEB process
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Next, Experiment 2 is conducted to further check the capability of the
real-time control method for various kinds of pre-baking conditions. In
Experiment 2, another ten wafers are processed with the same recipe as
in Experiment 1 prior to the PEB step, but they are coated at 5500 rpm
instead of 6000 rpm, resulting 4%-5% increase of photoresist thickness.
After that, ve wafers go through the conventional baking while the rest
ve wafers go through the real-time control. The experimental results are
shown in Figures 4.19 to 4.26. Figures 4.19, 4.20, and 4.21 show the conven-
tional baking results. The MSE between the center average and reference,
and the MSE between the edge average and reference, sums up to 0.1208,
which is subject to both the photoresist thickness and the CD linewidth.
The SEM verication is shown in Figure 4.22, and a 43.6 nm across wafer
CD nonuniformity is presented. Whereas, the real-time control results of
the other ve wafers are shown in Figures 4.23 to 4.26. It is observed that
the total MSE is reduced to 0.0790, presenting a 34.6% decrease in the sig-
nature nonuniformity, while the across wafer CD nonuniformity is reduced
to 15.6 nm, presenting a 64% reduction of across wafer CD nonuniformity
compared with the conventional baking.
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Figure 4.19: Cosine signatures of conventional baking for PEB at 130 C
for 125 sec with spin coating at 5500 rpm at the wafer center
Figure 4.20: Cosine signatures of conventional baking for PEB at 130 C
for 125 sec with spin coating at 5500 rpm at the wafer edge
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Figure 4.21: Averaged cosine signatures of conventional baking for PEB at
130 C for 125 sec with spin coating at 5500 rpm
Figure 4.22: SEM results for conventional baking at 130 C for 125 sec
with spin coating at 5500 rpm
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Figure 4.23: Cosine signatures for in-situ real-time control through the
PEB process with spin coating at 5500 rpm at the wafer center
Figure 4.24: Cosine signatures for in-situ real-time control through the
PEB process with spin coating at 5500 rpm at the wafer edge
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Figure 4.25: Averaged cosine signatures for in-situ real-time control
through the PEB process with spin coating at 5500 rpm
Figure 4.26: SEM results of the real-time temperature control for 125 sec
with spin coating at 5500 rpm
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4.4 Conclusion
This chapter demonstrated how the dual-zone in-situ real-time CD mon-
itoring and control was performed throughout the PEB process, with the
application of a dual-probe spectroscopic ellipsometer and a dual-zone pro-
grammable thermal baking system. The CD nonuniformity across the wafer
has been reduced by more than 60% by performing a dynamic temperature







In the current semiconductor manufacturing process, the operator usually
performs daily recipe setup and tuning to enhance metrology tool utiliza-
tion, instead of performing measurement on every outgoing production lot.
However, such a R2R control method depends highly on the measurement
of sample, and it may not provide the most appropriate parameter set-
tings for each single incoming wafer. The previous chapter presented the
in-situ real-time control method of photoresist properties at the PEB step,
which can well rectify the variations of photoresist properties from previ-
ous steps. However, this method does not perform any tuning on those
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steps. Therefore, this chapter aims at proposing a feedforward/feedback
control framework throughout the entire lithography process, which per-
forms tuning on both the spin coating and PEB steps based on the in-situ
measurements. This framework recties the recipe variation at the spin
coating step immediately. It also maintains an accurate CD result by em-
ploying the real-time control at the PEB step.
Over the last decade, a number of novel approaches for lithography
process modelling, characterization and control were established in the ex-
isting literature. In [69], Mack built models for each single step through the
lithography process, which provided a clear picture of the sequential reac-
tions along the lithography process. The recipe settings of the previous step
are extracted by monitoring the process indices in-situ at the subsequent
step for which the incoming condition is the output of the previous step.
Recently, researchers have done a lot of works to improve the capability of
the whole process and reduce waste. Embedding sensors and controllers
at every step of the lithography process is a way of immediately rectifying
the inline disturbance or perturbation. However, this method increases the
cost of equipment conguration and reduces the manufacturing eciency.
Virtual metrology [70], [71] was introduced to enhance the process capabil-
ity and simplify the measurement. It assumes that the real-time tool state
values reect the actual process conditions and can be used to establish
models for the prediction of wafer properties. For example, the thickness
of the thin lm formed by spin coating can be related to the spin speed and
calculated precisely. Another technique to improve the process capability
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is the measurement data selection. It relates the data whose measurements
are costly to some easily measured data. For example, the thin lm thick-
ness can be related to the light reection detected by ellipsometry [68]. If
we are only interested in the thickness dierence between several samples
rather than the exact value of the thickness, ellipsometry measured signa-
ture may be used for comparison directly, instead of the actual thickness
of the sample. However, these works focus on a single step only. In this
chapter, the dierent steps along the lithography process are related, which
enables the process automation and increases the manufacturing eciency.
A relationship between the in-situ real-time photoresist properties mon-
itoring result at the PEB step and the spin speed setting at the spin coat-
ing step is built in this chapter. Appropriate tuning is performed for the
respective steps to reduce or eliminate the identied perturbations. To
illustrate this approach in details, a feedforward/feedback framework is
built throughout the lithography process which selects spin coating at the
beginning and PEB at the end, as two control modules. The spin speed in-
tentionally deviates from the standard recipe to generate some variations in
the photoresist thickness, which may have a severe impact on the nal CD
value. For the feedforward control, the variations in the photoresist thick-
ness are identied by the ellipsometer at the beginning of the PEB process
and then compensated by real-time thermal baking. When it comes to the
feedback control, the photoresist properties measured at the beginning of
the PEB step by ellipsometer are compared with the reference, and the
dierence is used to estimate the tuning required for the spin speed at the
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spin coating step. The new spin speed is adopted before the next wafer
comes in.
The rest of Chapter 5 is organized as follows. In Section 5.2, the detailed
framework is developed. The experimental results are then presented in
Section 5.3. Finally, the conclusion is given in Section 5.4.
5.2 Design of Control Framework
5.2.1 Framework architecture
The lithography sequence has been stated in Chapter 1. In this chapter,
spin coating and PEB steps are selected as the control modules in the
lithography process. Spin coating is a process in which the solution is
spread evenly over a surface using centrifugal force. Normally, it results in
a uniform thin lm of a specic thickness at the end of the process. PEB is
to thermally catalyze the chemical reaction which amplies the latent bulk
image formed at the exposure step.
The architecture of the framework is presented in Figure 5.1. For the
feedforward control, the drift of the spin speed at the spin coating step
may cause the variation in photoresist thickness. This variation can be
identied at the beginning of the PEB step by the ellipsometry in-situ
measurement, and it is then compensated by the real-time thermal baking.
For the feedback control, the ellipsometry in-situ measurement of the pho-
toresist properties at the PEB step is compared with the reference. The
dierence is used to estimate the tuning required for the spin speed at the
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spin coating step.
Figure 5.1: Architecture of the framework
5.2.2 Module characterization
It is necessary to characterize the control module before giving the exact
control equations. As PEB has been discussed in the previous chapters, this
subsection only focuses on the characterization of the spin coating process.
Spin coating is widely used in the microelectronics industry. The rst spin
coating model was developed by Emslie et al. in 1958 [72]. This model
was used as the basis for more specic or complicated models developed
subsequently. A typical spin coating process consists of a dispense step in
which the photoresist resin is deposited onto the wafer substrate surface, a
high-speed spin step to thin the uid, and a drying step to eliminate excess
solvents from the resulted lm. The basic spin coating model considers the
viscosity of solution and centrifugal force only. The coating thickness, hc,
105












where t is the time,  is the uid density, 
 is the spin speed of the wafer,
 is the uid viscosity, and r is the uid thin lm radius, respectively. The





where h0 is the initial thickness of uid and  = 3=4

2h20. However,
this simple model does not consider the factor of evaporation. In [73] -
[76], evaporation was incorporated by assuming that the solvent evaporated
uniformly over the entire surface area. The concentration of solid species
in photoresist increased because of the evaporation. If there is a constant









where H is the nal coating thickness, c0 is the initial concentration of solid
species in the photoresist, Pv is the vapor pressure of the pure solvent, M
is the molecular weight of the solvent, R is the ideal gas constant, T is the
temperature, km is the mass transfer coecient, and x0 is the mole fraction
of the solvent. However, the deep UV photoresist used in the experiment
is actually a kind of slowly evaporating material whose evaporation rate
varies with the square root of the spin speed. For such a kind of spin











where C0 is the concentration of solute at the free surface of thin lm, 
is the factor constant normally taken as unity, 0 is the initial kinematic
viscosity, D0 is the initial diusion coecient, and 
 is the spin speed. In
another way, we can state that the nal thin lm thickness H is inversely
proportional to the square root of spin speed 
 for the deep UV photoresist
coating,
H / 
  12 : (5.5)
Experiments are conducted to identify the relationship between the thin
lm thickness and the spin speed. A Cee Model 100 spin coater from Brewer
Science is used for the experiments. 2 ml of Shipley UV3 photoresist is
dropped onto the wafer surface, and the wafers are spun for 55 sec with
dierent spin speeds. Soft bake is then performed at 120 C for 90 sec to
evaporate the residual solution. The thin lm thicknesses at dierent spin
speeds are measured by reectometer [11], and the results are shown in
Table 5.1, which satisfy the Equation 5.5.
Table 5.1: Thin lm thicknesses with dierent spin speeds
Spin speed Thin lm thickness
5000 rpm 475 nm
5500 rpm 455 nm
6000 rpm 435 nm
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5.2.3 Control algorithm
The CD latent image prole is in-situ measured by the spectroscopic ellip-
someter at the PEB step. From the rst measurement of ellipsometer at the
beginning of the PEB process, the initial CD latent image prole together
with the lm thickness can be extracted. The measurement is compared
with the reference. Based on the dierence, the feedforward/feedback con-
trol is performed accordingly. However, it is costly to extract the CD latent
image prole with lm thickness for every measurement. There remains a
need to perform process tuning directly based on the ellipsometry in-situ
measured signature. For the feedforward control, the rst in-situ measured
signature of ellipsometry at the PEB step is compared with the preset
reference. The variation in lm thickness results in the variation in mea-
sured signature. Based on the dierence between the measured signature
and reference, the power input to the bake-plate is adjusted accordingly
in real-time. The variation in lm thickness can be compensated appro-
priately. The details of the real-time control method have already been
discussed in Chapter 4. The same bake-plate and thermal control method
are adopted in Chapter 5. When it comes to the feedback control, the rela-
tionship between the ellipsometry in-situ measured signature and the spin
speed at the spin coating step is further explored in this subsection. To
identify this relationship, the RCWA model built in Chapter 4 is recalled.
A CD latent image prole of 1000 nm periodic grating line with 1:1 duty
cycle ratio is chosen. Varying its thickness from 425 nm to 445 nm at a
step size of 5 nm, the respective signatures are plotted in Figure 5.2.
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Figure 5.2: Signature variations with respect to the photoresist thicknesses
In Figure 5.2, it shows that the ellipsometry measured signature moves
to the right as the photoresist thickness increases within the range of 425
nm to 445 nm. The positions of the signature bottom with respect to the
dierent photoresist thicknesses are stated in Table 5.2. Empirically, it is
observed that a position shift of approximately 5.3 nm takes place for every
5 nm variation in the lm thickness. This statistic is used as a guideline
for the spin coater speed tuning. For each measured signature, its bottom
position is rst identied and then compared with the reference. If the
bottom position of measured signature is X nm on the right of the reference
bottom, the spin speed should be increased to reduce the lm thickness by
X=5:3 5 nm, while if the bottom position of measured signature is X nm
on the left of the reference bottom, the spin speed should be decreased to
increase the lm thickness by X=5:3 5 nm. For lm thicknesses between
400 nm and 500 nm, a 500 rpm change in spin speed may result in a
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thickness variation of approximately 20 nm, according to Table 5.1.
Table 5.2: Bottom positions of signatures with respect to the dierent lm
thicknesses
Film thickness Horizontal position of signature bottom
425 nm 467.6 nm
430 nm 472.9 nm
435 nm 478.2 nm
440 nm 483.5 nm
445 nm 488.8 nm
5.3 Experimental Results and Discussions
A standard 500 nm CD linewidth with 420 nm thickness is generated by
the following recipe:
1. The 4-inch silicon wafer is coated with Shipley UV3 positive pho-
toresist at 6000 rpm for 55 sec.
2. The wafer is sent for soft bake at 120 C for 90 sec.
3. The wafer is exposed for 2.6 sec at 6.1 mJ/cm2 through a 1000 nm
square grating mask with 1:1 duty cycle ratio.
4. The PEB is conducted for the wafer at 130 C for 125 sec.
5. The wafer is immersed in the MF CD-26 developer solution for 10
sec, followed by rinsing with DI water.
A CD prole with 500 nm linewidth of valley and 420 nm height is
revealed at the wafer center after the development process is completed.
There is much uncertainty in the practical manufacturing process, which is
another reason for applying the control framework. In the experiment, the
perturbations are intentionally created by decreasing the spin speed from
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6000 rpm to 5800 rpm. At the PEB step, the variation of lm thickness
caused by the spin speed oset can be successfully detected and corrected
by employing the real-time control method stated in Chapter 4. Ten wafers
are used in the experiments to verify the claim. They are processed with
the recommended recipe until the PEB step, but they are coated at 5800
rpm instead of 6000 rpm, resulting in an approximately 2% increase in the
photoresist thickness. Thereafter, ve wafers go through the conventional
baking while the other ve wafers go through the real-time control. Their
experimental results are shown in Figures 5.3 to 5.6. Figure 5.4 shows
the average conventional baking result with the total MSE to reference up
to 0.1665, which is subject to both the photoresist thickness and the CD
linewidth variations. The results of real-time control method for the other
ve wafers are shown in Figures 5.5 and 5.6. It is observed that the total
MSE is reduced to 0.0028, eliminating the signature dierence.
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Figure 5.3: Cosine signature comparison for PEB at 130 C for 125 sec
with spin coating at 5800 rpm
Figure 5.4: Average cosine signature comparison for PEB at 130 C for 125
sec with spin coating at 5800 rpm
112
Figure 5.5: Cosine signature comparison for in-situ real-time control
through the PEB process with spin coating at 5800 rpm
Figure 5.6: Average cosine signature comparison for in-situ real-time con-
trol through the PEB process with spin coating at 5800 rpm
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Besides performing the ellipsometry assisted real-time control at the
PEB step, the rst in-situ measurement of ellipsometry at the beginning
of the PEB process is used to calculate the necessary tuning for the spin
coating step. For the ve wafers that go through the real-time control at
the PEB step, their rst in-situ measured signatures are shown in Figure
5.7, together with the respective reference. The tuning action is derived,
and is given in Table 5.3. Taking the average result, the spin speed needs
to be increased by +191 rpm to reach 5991 rpm, which is close to that
of the standard recipe. This adjustment should be made before the next
batch of wafers come in.
Figure 5.7: Comparison of signatures between the in-situ measurements
and reference at 25 sec of PEB step
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Table 5.3: Tuning performed at the spin coating step
signature bottom reference bottom distance: spin speed







wafer 1 482.8 nm 476.1 nm 6.7 nm +158 rpm
wafer 2 484.2 nm 476.1 nm 8.1 nm +191 rpm
wafer 3 482.8 nm 476.1 nm 6.7 nm +158 rpm
wafer 4 487.0 nm 476.1 nm 10.9 nm +257 rpm
wafer 5 484.2 nm 476.1 nm 8.1 nm +191 rpm
Average 484.2 nm 476.1 nm 8.1 nm +191 rpm
5.4 Conclusion
In this chapter, a feedforward/feedback control framework through the
lithography process has been presented. Spin coating and PEB are se-
lected as the beginning and end control modules for the framework. The
perturbation caused by the oset at the spin coating step can be detected
and corrected at the PEB step by employing the in-situ spectroscopic ellip-
someter and thermal bake-plate for the real-time control. Moreover, based
on the rst in-situ measurement of ellipsometry at the beginning of the
PEB step, the appropriate tuning for the spin coating step can be derived
and should be performed before the next batch of wafers come in. By imple-
menting such a feedforward/feedback control framework, the lithography
system can conduct self-tuning to optimize its parameter settings at each
step throughout the whole process, and enhance the performance of the sys-
tem. This chapter only covers two steps: spin coating step and PEB step.
For future research and development, this methodology can actually be ap-
plied to every single step throughout the lithography process if an accurate
model is built to relate all the steps. If such conditions are achieved, the
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whole lithography process will be operated by a highly intelligent system





The lithography process will continue to be a critical area in semiconductor
manufacturing due to its impacts on the performance of microelectronics.
Enabling advancements by computational, control, and signal processing
methods are necessary for the purpose of eectively reducing the enormous
costs and complexities associated with the lithography sequence. The con-
tributions of the thesis mainly laid on the following two aspects. Firstly,
a dual-zone programmable thermal baking system has been developed for
across wafer temperature control. This work can be easily implemented in
the industrial applications because the commercial multi-zone bake-plates
have already been available in the market. Secondly, an in-situ real-time
across wafer CD control method has been presented. The actuator, sen-
sor and control scheme of the system have been discussed, respectively. It
concludes that the CD uniformity can be greatly improved by employing
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the proposed in-situ real-time control method throughout the lithography
process. The proposed control method integrated the spectroscopic ellip-
someter as the in-situ sensor with the bake-plate. However, some baking
processes in semiconductor manufacturing are conducted in a sealed cham-
ber, which poses challenges to the installation of the in-situ sensor. An
interesting research topic is to design the chamber which can naturally
integrate the spectroscopic ellipsometer.
In Chapter 2, an in-situ approach has been proposed for the real-time
estimation and control of both the transient and steady states wafer tem-
peratures during the baking steps in the lithography process. A detailed
physical model has been built, which stated the relationship between the
wafer temperatures, bake-plate temperatures and heat power inputs. The
wafer temperatures were estimated from the real-time measured power in-
puts and bake-plate temperatures. With the proposed approach, the wafer
temperature uniformity during the thermal process has been improved by
more than 75%. The proposed approach can also be scaled up for larger
wafers by increasing the numbers of sensors, actuators, and controllers.
Chapter 3 has discussed the feasibility of implementing the spectro-
scopic ellipsometer to the in-situ monitoring of photoresist properties at
the PEB step. The PEB process has also been characterized by the ADL
theory to explain the variations of ellipsometry measurements. Experi-
ments have been conducted, which demonstrated the thermal heating im-
pact on the measured signature of spectroscopic ellipsometry. Compared
with the traditional SEM and AFM techniques in the semiconductor indus-
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try, ellipsometer has been identied as an ideal metrology tool for in-situ
measurement because of its fast, accurate, and non-destructive character-
istics.
In Chapter 4, an in-situ real-time across wafer CD monitoring and con-
trol system has been developed. It consisted of a dual-zone programmable
thermal bake-plate as the real-time actuator and a dual-probe spectroscopic
ellipsometer as the in-situ metrology sensor. A periodic optical diraction
model based on the RCWA has been built to relate the ellipsometry mea-
sured signature to the CD latent image prole. Experiments have been
conducted to compare the real-time control system with the conventional
baking. It showed that the real-time control system achieved more than
60% improvement in the across wafer CD uniformity for various kinds of
incoming conditions.
Chapter 5 has proposed a feedforward/feedback control framework for
the lithography process. The spin coating and PEB steps were selected as
the control modules in the lithography process. The perturbation caused
at the spin coating step was identied at the beginning of the PEB step
and corrected by the real-time thermal control through the PEB step. The
framework also passed the perturbation measured at the PEB step to the
spin coating step, and the spin speed was adjusted appropriately to com-
pensate the perturbation. With the proposed framework, the process per-
turbation prior to the PEB step has been eectively eliminated while the
across wafer CD uniformity has been greatly improved. The manufacturing
production line can also be automated to increase the work eciency and
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reduce the human errors.
6.2 Future Works
This thesis provides a promising approach to the real-time monitoring and
control of across wafer CD. It has signicantly improved the across wafer
CD uniformity and demonstrated great robustness to the process pertur-
bation. Based on the current works, research eorts can be put into the
following areas in the future.
In the thesis, the ellipsometry technique together with the RCWA has
been used to perform the in-situ measurement of CD latent image prole
on the periodic grating pattern. The one-layer model has been used to
simulate the CD prole. It performs a good approximation to the ten-layer
model. However, the actual CD prole may be very complex and requires
much more layers to simulate, which is at the cost of calculation. It also
takes a longer time to search the matched reference in the library. An
optimized approach to model building and search engine design is needed
so that the accuracy and calculation cost can be balanced appropriately.
Moreover, classical RCWA modelling only works for the two-dimensional
periodic grating pattern assuming innite line length, which is suitable for
some metal line structure measurements. However, it is insucient to han-
dle the more complicated circuit designs. For this issue, more complex
mathematical models, e.g., three-dimensional prole analysis model, are
expected to be developed in the future. Azimuth angle can be the key to en-
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able the spectroscopic ellipsometry measurement for the three-dimensional
periodic CD prole analysis. A set of ellipsometry measurements are ob-
tained when the azimuth angle gradually varies and the light incident angle
remains the same. Further analysis of the three-dimensional CD prole can
be conducted on the obtained ellipsometry measurements.







Figure 6.1: Schematic diagram of the bake / chill system and the spec-
trometry probe
The other interesting research direction is to apply the real-time control
method to other steps throughout the lithography process. For example,
development step makes more direct impacts on the nal CD result rather
than the PEB step as the CD prole is revealed only after the completion
of development process. In lithography, there are two basic approaches to
photoresist development process: the puddle spray method and the immer-
sion method. For the puddle spray method, developer solution is sprayed
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Figure 6.2: Schematic diagram of the bake / chill system, the spectrometry
probe and the ellipsometer probes
onto the photoresist lm surface so that a puddle of developer solution
forms on top of the resist surface. For immersion method, the coated wafer
is completely immersed into the developer solution in a container. The
solution in the container is reused for subsequent wafers. It is a great chal-
lenge to monitor and control the development process in real-time because
of the developer solution. The future work aims to build an in-situ real-
time CD monitoring and control system for the development process with
the puddle spray method. The initial work for real-time monitoring and
control of the development process has been performed in [78]. A real-time
feedback control system has been developed and applied at the develop-
ment process for the puddle spray method in [78]. An optical reectometer
was used to in-situ monitor the lm thickness, and a bake / chill system was
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built to real-time control the temperature of bake-plate and develop rate.
The schematic diagram of the system is shown in Figure 6.1. However, the
system developed in [78] only works for the unpatterned photoresist lm.
When the CD pattern is considered, a new novel approach should be pro-
posed. Firstly, a sensor capable of in-situ monitoring of the CD variation at
the development step is required. One possible solution is to integrate the
reectometer with the spectroscopic ellipsometer. The schematic diagram
is shown in Figure 6.2. Secondly, a comprehensive model is also needed
to describe the development process and verify the experimental results.
These are expected to be done in the future works.
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Appendix
Derivation of State-Space Model of the System















































; 1  i  N   1
1
hwAws(N)


































r (Tw(i+1)   Tw(i)); 1  i  N   1
hwAws(N)( Tw(N)); i = N
(A.11)




; 1  i  N (A.13)














In the state-space model, we can get
Fww(i; i) =   1
Cw(i)Rw(i)
; 1  i  N
Fww(i; i+ 1) =
1
Cw(i)rw(i)
; 1  i  N   1
Fww(i; i  1) = 1
Cw(i)rw(i 1)




; 1  i  N (A.15)





; 1  i  N   1
1
hagAags(N)






























r (Tag(i+1)   Tag(i)); 1  i  N   1









; 1  i  N (A.22)


















The state-space model matrix can be calculated as
Fagag(i; i) =   1
Cag(i)Rag(i)
; 1  i  N
Fagag(i; i+ 1) =
1
Cag(i)rag(i)
; 1  i  N   1
Fagag(i; i  1) = 1
Cag(i)rag(i 1)








; 1  i  N (A.24)










; 1  i  N   1
1
hpAps(N)





































(Tp(i+1)   Tp(i)); 1  i  N   1











+hpApa(i)( Tp(i)); 1  i  N (A.33)
where the Rex(i) =
zex
kexApc(i)
is the thermal resistance of epoxy layer of element i.


















The state-space model matrix can be calculated as
Fpp(i; i) =   1
Cp(i)Rp(i)
; 1  i  N
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Fpp(i; i  1) = 1
Cp(i)rip(i)
; 2  i  N
Fpp(i; i+ 1) =
1
Cp(i)rop(i)








; 1  i  N (A.35)



































; 1  i  N (A.41)
qbottomc(i) =
Ach(i)  (Th(i)   Tc(i))
zc=2kc + zh=2kh
+hcAca(i)( Tc(i)); 1  i  N (A.42)












The state-space model matrix can be calculated as
Fcc(i; i) =   1
Cc(i)Rc(i)








; 1  i  N (A.44)






















qsideh(i) = hhAhs(i)( Th(i)); 1  i  N (A.48)
qtoph(i) =
Ach(i)  (Tp(i)   Tc(i))
zc=2kc + zh=2kh
; 1  i  N (A.49)
qbottomh(i) = hhAha(i)( Th(i)); 1  i  N (A.50)








The state-space model matrix can be calculated as
Fhh(i; i) =   1
Ch(i)Rh(i)





; 1  i  N (A.52)













0NN Fpag Fpp Fpc 0NN
0NN 0NN Fcp Fcc Fch



















where the excitation matrix
Ghh =
26666666666664




. . . 0








T : temperature above ambient
C: thermal capacitance
q: heat ow
k: thermal conductivity coecient
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h: the convection coecient
r: the distance between the centroid of the adjacent element
rw(i): the thermal resistance between wafer element i and i+ 1
raw(i): the thermal resistance between the air on top area and wafer of element i
rwag(i): the thermal resistance between the air gap layer and wafer of element i
rag(i): the thermal resistance between air-gap element i and i+ 1
ragp(i): the thermal resistance between air-gap layer and bake-plate of element i
rip(i): the thermal resistance between bake-plate element i and its inner adjacent
air-gap
rop(i): the thermal resistance between bake-plate element i and its outer adjacent
air-gap
rpc(i): the thermal resistance between the bake-plate and cartridge of element i
rpe(i): the thermal resistance between the bake-plate and air layer at bottom of
element i
rc(i): the thermal resistance between cartridge element i and its surrounding air
rch(i): the thermal resistance between the cartridge and heater of element i
rce(i): the thermal resistance between cartridge element i and the air at its bottom
rh(i): the thermal resistance between heater element i and its surrounding air
rhe(i): the thermal resistance between heater element i and the air at its bottom
Rex(i): the thermal resistance of epoxy layer of element i
Aws(i): the contact area between the adjacent elements i and i+ 1 of wafer
Aws(N): the wafer side surface area
Awz(i): the top area of wafer element i exposed to the ambient
Awag(i): the contact cross-sectional area between wafer and air-gap layer of element
i
Aagp(i): the contact cross-sectional area between air-gap layer and the bake-plate of
element i
Aags(i): the contact area between the adjacent elements i and i+ 1 of air-gap layer
Aags(N): the air-gap layer side surface area
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Aips(i): the contact area between the bake-plate of zone i and the inner adjacent
air-gap
Aops(i): the contact area between the bake-plate of zone i and the outer adjacent
air-gap
Aps(N): the bake-plate side surface area
Apc(i): the contact cross-sectional area between the bake-plate and the cartridge of
element i
Apa(i): the contact cross-sectional area between the bake-plate and the the bottom
ambient of element i
Acs(i): the area of the cartridge side surface of element i exposed to the surrounding
air
Ach(i): the contact cross-sectional area between the the cartridge and the heater of
element i
Aca(i): the area of the cartridge bottom surface of element i exposed to the ambient
Ahs(i): the area of the heater side surface of element i exposed to the surrounding
air






tp(i): the horizontal length of the bake-plate between the element i and i+ 1
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